



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 4MHz  |
| Connectivity               | -   |
| Peripherals                | POR, WDT  |
| Number of I/O              | 5   |
| Program Memory Size        | 768B (512 x 12)   |
| Program Memory Type        | OTP   |
| EEPROM Size                | 16 x 8  |
| RAM Size                   | 25 x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 8-SOIC (0.209", 5.30mm Width)   |
| Supplier Device Package    | 8-SOIJ  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic12ce518t-04i-sm">https://www.e-xfl.com/product-detail/microchip-technology/pic12ce518t-04i-sm</a> |

## TABLE OF CONTENTS

|      |   |     |
|------|---|-----|
| 1.0  | General Description .....   | 4   |
| 2.0  | PIC12C5XX Device Varieties .....  | 7   |
| 3.0  | Architectural Overview .....  | 9   |
| 4.0  | Memory Organization .....   | 13  |
| 5.0  | I/O Port .....  | 21  |
| 6.0  | Timer0 Module and TMR0 Register .....   | 25  |
| 7.0  | EEPROM Peripheral Operation .....   | 29  |
| 8.0  | Special Features of the CPU .....   | 35  |
| 9.0  | Instruction Set Summary .....   | 47  |
| 10.0 | Development Support .....   | 59  |
| 11.0 | Electrical Characteristics - PIC12C508/PIC12C509 .....  | 65  |
| 12.0 | DC and AC Characteristics - PIC12C508/PIC12C509 .....   | 75  |
| 13.0 | Electrical Characteristics PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CR509A/<br>PIC12CE518/PIC12CE519/<br>PIC12LCE518/PIC12LCE519/PIC12LCR509A ..... | 79  |
| 14.0 | DC and AC Characteristics<br>PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/<br>PIC12LCE518/PIC12LCE519/ PIC12LCR509A .....  | 93  |
| 15.0 | Packaging Information .....   | 99  |
|      | Index .....   | 105 |
|      | PIC12C5XX Product Identification System .....   | 109 |
|      | Sales and Support: .....  | 109 |

### *To Our Valued Customers*

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

#### **Errata**

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Corrections to this Data Sheet**


We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at [webmaster@microchip.com](mailto:webmaster@microchip.com).

We appreciate your assistance in making this a better document.

# PIC12C5XX

**FIGURE 3-1: PIC12C5XX BLOCK DIAGRAM**



# PIC12C5XX

## 4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.


For the PIC12C508, PIC12C508A and PIC12CE518, the register file is composed of 7 special function registers and 25 general purpose registers (Figure 4-2).

For the PIC12C509, PIC12C509A, PIC12CR509A, and PIC12CE519 the register file is composed of 7 special function registers, 25 general purpose registers, and 16 general purpose registers that may be addressed using a banking scheme (Figure 4-3).


### 4.2.1 GENERAL PURPOSE REGISTER FILE

The general purpose register file is accessed either directly or indirectly through the file select register FSR (Section 4.8).

**FIGURE 4-2: PIC12C508, PIC12C508A AND PIC12CE518 REGISTER FILE MAP**



**FIGURE 4-3: PIC12C509, PIC12C509A, PIC12CR509A AND PIC12CE519 REGISTER FILE MAP**



## 4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The special registers can be classified into two sets. The special function registers associated with the “core” functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

**TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY**

| Address            | Name  | Bit 7   | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets <sup>(2)</sup> |
|--------------------|---|---|-------|-------|-------|-------|-------|-------|-------|-------------------------|--|
| N/A                | TRIS  | —   | —     |       |       |       |       |       |       | --11 1111               | --11 1111                                |
| N/A                | OPTION  | Contains control bits to configure Timer0, Timer0/WDT prescaler, wake-up on change, and weak pull-ups |       |       |       |       |       |       |       | 1111 1111               | 1111 1111                                |
| 00h                | INDF  | Uses contents of FSR to address data memory (not a physical register)                                 |       |       |       |       |       |       |       | xxxx xxxx               | uuuu uuuu                                |
| 01h                | TMR0  | 8-bit real-time clock/counter   |       |       |       |       |       |       |       | xxxx xxxx               | uuuu uuuu                                |
| 02h <sup>(1)</sup> | PCL   | Low order 8 bits of PC  |       |       |       |       |       |       |       | 1111 1111               | 1111 1111                                |
| 03h                | STATUS  | GPWUF   | —     | PA0   | T0    | PD    | Z     | DC    | C     | 0001 1xxx               | q00q quuu <sup>(3)</sup>                 |
| 04h                | FSR<br>(PIC12C508/<br>PIC12C508A/<br>PIC12C518)                                     | Indirect data memory address pointer  |       |       |       |       |       |       |       | 111x xxxx               | 111u uuuu                                |
| 04h                | FSR<br>(PIC12C509/<br>PIC12C509A/<br>PIC12CR509A/<br>PIC12CE519)                    | Indirect data memory address pointer  |       |       |       |       |       |       |       | 110x xxxx               | 11uu uuuu                                |
| 05h                | OSCCAL<br>(PIC12C508/<br>PIC12C509)   | CAL3  | CAL2  | CAL1  | CAL0  | —     | —     | —     | —     | 0111 ----               | uuuu ----                                |
| 05h                | OSCCAL<br>(PIC12C508A/<br>PIC12C509A/<br>PIC12CE518/<br>PIC12CE519/<br>PIC12CR509A) | CAL5  | CAL4  | CAL3  | CAL2  | CAL1  | CAL0  | —     | —     | 1000 00--               | uuuu uu--                                |
| 06h                | GPIO<br>(PIC12C508/<br>PIC12C509/<br>PIC12C508A/<br>PIC12C509A/<br>PIC12CR509A)     | —   | —     | GP5   | GP4   | GP3   | GP2   | GP1   | GP0   | --xx xxxx               | --uu uuuu                                |
| 06h                | GPIO<br>(PIC12CE518/<br>PIC12CE519)   | SCL   | SDA   | GP5   | GP4   | GP3   | GP2   | GP1   | GP0   | 11xx xxxx               | 11uu uuuu                                |

Legend: Shaded boxes = unimplemented or unused, — = unimplemented, read as '0' (if applicable)

x = unknown, u = unchanged, q = see the tables in Section 8.7 for possible values.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.6 for an explanation of how to access these bits.

2: Other (non power-up) resets include external reset through  $\overline{\text{MCLR}}$ , watchdog timer and wake-up on pin change reset.

3: If reset was due to wake-up on pin change then bit 7 = 1. All other resets will cause bit 7 = 0.

# PIC12C5XX

## 4.5 OSCCAL Register

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal 4 MHz oscillator. It contains four to six bits for calibration. Increasing the cal value increases the frequency. See Section 7.2.5 for more information on the internal oscillator.

FIGURE 4-6: OSCCAL REGISTER (ADDRESS 05h) FOR PIC12C508 AND PIC12C509





FIGURE 4-7: OSCCAL REGISTER (ADDRESS 05h) FOR PIC12C508A/C509A/CR509A/12CE518/12CE519



# PIC12C5XX

---

NOTES:

## 7.0 EEPROM PERIPHERAL OPERATION

**This section applies to PIC12CE518 and PIC12CE519 only.**

The PIC12CE518 and PIC12CE519 each have 16 bytes of EEPROM data memory. The EEPROM memory has an endurance of 1,000,000 erase/write cycles and a data retention of greater than 40 years. The EEPROM data memory supports a bi-directional 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), that are mapped to bit6 and bit7, respectively, of the GPIO register (SFR 06h). Unlike the GP0-GP5 that are connected to the I/O pins, SDA and SCL are only connected to the internal EEPROM peripheral. For most applications, all that is required is calls to the following functions:

```
; Byte_Write: Byte write routine
;   Inputs: EEPROM Address    EEADDR
;           EEPROM Data      EEDATA
;   Outputs: Return 01 in W if OK, else
;           return 00 in W
;
; Read_Current: Read EEPROM at address
;               currently held by EE device.
;   Inputs: NONE
;   Outputs: EEPROM Data      EEDATA
;           Return 01 in W if OK, else
;           return 00 in W
;
; Read_Random: Read EEPROM byte at supplied
;               address
;   Inputs: EEPROM Address    EEADDR
;   Outputs: EEPROM Data      EEDATA
;           Return 01 in W if OK,
;           else return 00 in W
```

The code for these functions is available on our website [www.microchip.com](http://www.microchip.com). The code will be accessed by either including the source code FL51XINC.ASM or by linking FLASH5IX.ASM.

It is very important to check the return codes when using these calls, and retry the operation if unsuccessful. Unsuccessful return codes occur when the EE data memory is busy with the previous write, which can take up to 4 mS.

### 7.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the device.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

The EEPROM interface is a 2-wire bus protocol consisting of data (SDA) and a clock (SCL). Although these lines are mapped into the GPIO register, they are not accessible as external pins; only to the internal EEPROM peripheral. SDA and SCL operation is also slightly different than GPO-GP5 as listed below.

Namely, to avoid code overhead in modifying the TRIS register, both SDA and SCL are always outputs. To read data from the EEPROM peripheral requires outputting a '1' on SDA placing it in high-Z state, where only the internal 100K pull-up is active on the SDA line.

SDA:

- Built-in 100K (typical) pull-up to VDD
- Open-drain (pull-down only)
- Always an output
- Outputs a '1' on reset

SCL:

- Full CMOS output
- Always an output
- Outputs a '1' on reset

The following example requires:

- Code Space: 77 words
- RAM Space: 5 bytes (4 are overlayable)
- Stack Levels: 1 (The call to the function itself. The functions do not call any lower level functions.)
- Timing:
  - WRITE\_BYTE takes 328 cycles
  - READ\_CURRENT takes 212 cycles
  - READ\_RANDOM takes 416 cycles.
- IO Pins: 0 (No external IO pins are used)

This code must reside in the lower half of a page. The code achieves it's small size without additional calls through the use of a sequencing table. The table is a list of procedures that must be called in order. The table uses an ADDWF PCL,F instruction, effectively a computed goto, to sequence to the next procedure. However the ADDWF PCL,F instruction yields an 8 bit address, forcing the code to reside in the first 256 addresses of a page.



## 7.5 READ OPERATIONS

Read operations are initiated in the same way as write operations with the exception that the  $R/\bar{W}$  bit of the slave address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

### 7.5.1 CURRENT ADDRESS READ

It contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address  $n$ , the next current address read operation would access data from address  $n + 1$ . Upon receipt of the slave address with the  $R/\bar{W}$  bit set to one, the device issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the device discontinues transmission (Figure 7-8).

### 7.5.2 RANDOM READ

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the


device as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the master issues the control byte again but with the  $R/\bar{W}$  bit set to a one. It will then issue an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a stop condition and the device discontinues transmission (Figure 7-9). After this command, the internal address counter will point to the address location following the one that was just read.

### 7.5.3 SEQUENTIAL READ


Sequential reads are initiated in the same way as a random read except that after the device transmits the first data byte, the master issues an acknowledge as opposed to a stop condition in a random read. This directs the device to transmit the next sequentially addressed 8-bit word (Figure 7-10).

To provide sequential reads, it contains an internal address pointer which is incremented by one at the completion of each read operation. This address pointer allows the entire memory contents to be serially read during one operation.


**FIGURE 7-8: CURRENT ADDRESS READ**



**FIGURE 7-9: RANDOM READ**



**FIGURE 7-10: SEQUENTIAL READ**



## 8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC12C5XX family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- Oscillator selection
- Reset
  - Power-On Reset (POR)
  - Device Reset Timer (DRT)
  - Wake-up from SLEEP on pin change
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit Serial Programming

The PIC12C5XX has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. If using INTRC or EXTRC there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

### 8.1 Configuration Bits

The PIC12C5XX configuration word consists of 12 bits. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit, and one bit is the MCLR enable bit.

**FIGURE 8-1: CONFIGURATION WORD FOR PIC12C5XX**

|   |    |   |   |   |   |   |       |    |      |       |       |                               |
|---|----|---|---|---|---|---|-------|----|------|-------|-------|-------------------------------|
| —   | —  | — | — | — | — | — | MCLRE | CP | WDTE | FOSC1 | FOSC0 | Register: CONFIG              |
| bit11   | 10 | 9 | 8 | 7 | 6 | 5 | 4     | 3  | 2    | 1     | bit0  | Address <sup>(1)</sup> : FFFh |
| bit 11-5: <b>Unimplemented</b>  |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 4: <b>MCLRE:</b> MCLR enable bit.   |    |   |   |   |   |   |       |    |      |       |       |                               |
| 1 = MCLR pin enabled  |    |   |   |   |   |   |       |    |      |       |       |                               |
| 0 = MCLR tied to VDD, (Internally)  |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 3: <b>CP:</b> Code protection bit.  |    |   |   |   |   |   |       |    |      |       |       |                               |
| 1 = Code protection off   |    |   |   |   |   |   |       |    |      |       |       |                               |
| 0 = Code protection on  |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 2: <b>WDTE:</b> Watchdog timer enable bit   |    |   |   |   |   |   |       |    |      |       |       |                               |
| 1 = WDT enabled   |    |   |   |   |   |   |       |    |      |       |       |                               |
| 0 = WDT disabled  |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 1-0: <b>FOSC1:FOSC0:</b> Oscillator selection bits  |    |   |   |   |   |   |       |    |      |       |       |                               |
| 11 = EXTRC - external RC oscillator   |    |   |   |   |   |   |       |    |      |       |       |                               |
| 10 = INTRC - internal RC oscillator   |    |   |   |   |   |   |       |    |      |       |       |                               |
| 01 = XT oscillator  |    |   |   |   |   |   |       |    |      |       |       |                               |
| 00 = LP oscillator  |    |   |   |   |   |   |       |    |      |       |       |                               |
| Note 1: Refer to the PIC12C5XX Programming Specifications to determine how to access the configuration word. This register is not user addressable during device operation. |    |   |   |   |   |   |       |    |      |       |       |                               |

## OPTION Load OPTION Register

Syntax: [label] OPTION  
 Operands: None  
 Operation: (W) → OPTION  
 Status Affected: None  
 Encoding: 

|      |      |      |
|------|------|------|
| 0000 | 0000 | 0010 |
|------|------|------|

  
 Description: The content of the W register is loaded into the OPTION register.  
 Words: 1  
 Cycles: 1  
 Example: OPTION

Before Instruction  
 W = 0x07  
 After Instruction  
 OPTION = 0x07

## RETLW Return with Literal in W

Syntax: [label] RETLW k  
 Operands:  $0 \leq k \leq 255$   
 Operation:  $k \rightarrow (W)$ ;  
 TOS → PC  
 Status Affected: None  
 Encoding: 

|      |      |      |
|------|------|------|
| 1000 | kkkk | kkkk |
|------|------|------|

  
 Description: The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

Words: 1  
 Cycles: 2  
 Example: CALL TABLE ;W contains  
                                   ;table offset  
                                   ;value.  
                                   ;W now has table  
                                   ;value.  
                                   ;  
 TABLE ADDWF PC ;W = offset  
           RETLW k1 ;Begin table  
           RETLW k2 ;  
           ;  
           ;  
           ;  
           RETLW kn ; End of table


Before Instruction  
 W = 0x07  
 After Instruction  
 W = value of k8

## RLF Rotate Left f through Carry

Syntax: [label] RLF f,d  
 Operands:  $0 \leq f \leq 31$   
 $d \in [0,1]$   
 Operation: See description below  
 Status Affected: C  
 Encoding: 

|      |      |      |
|------|------|------|
| 0011 | 01df | ffff |
|------|------|------|

  
 Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.



Words: 1  
 Cycles: 1  
 Example: RLF REG1,0


Before Instruction  
 REG1 = 1110 0110  
 C = 0  
 After Instruction  
 REG1 = 1110 0110  
 W = 1100 1100  
 C = 1

## RRF Rotate Right f through Carry

Syntax: [label] RRF f,d  
 Operands:  $0 \leq f \leq 31$   
 $d \in [0,1]$   
 Operation: See description below  
 Status Affected: C  
 Encoding: 

|      |      |      |
|------|------|------|
| 0011 | 00df | ffff |
|------|------|------|

  
 Description: The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.



Words: 1  
 Cycles: 1  
 Example: RRF REG1,0

Before Instruction  
 REG1 = 1110 0110  
 C = 0  
 After Instruction  
 REG1 = 1110 0110  
 W = 0111 0011  
 C = 0

NOTES:

## 11.0 ELECTRICAL CHARACTERISTICS - PIC12C508/PIC12C509

### Absolute Maximum Ratings†

|   |                         |
|---|-------------------------|
| Ambient Temperature under bias .....  | –40°C to +125°C         |
| Storage Temperature .....   | –65°C to +150°C         |
| Voltage on VDD with respect to VSS .....  | 0 to +7.5 V             |
| Voltage on MCLR with respect to VSS.....  | 0 to +14 V              |
| Voltage on all other pins with respect to VSS .....                                     | –0.6 V to (VDD + 0.6 V) |
| Total Power Dissipation <sup>(1)</sup> .....  | 700 mW                  |
| Max. Current out of VSS pin .....   | 200 mA                  |
| Max. Current into VDD pin .....   | 150 mA                  |
| Input Clamp Current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > VDD).....  | ±20 mA                  |
| Output Clamp Current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > VDD)..... | ±20 mA                  |
| Max. Output Current sunk by any I/O pin.....  | 25 mA                   |
| Max. Output Current sourced by any I/O pin.....   | 25 mA                   |
| Max. Output Current sourced by I/O port (GPIO) .....                                    | 100 mA                  |
| Max. Output Current sunk by I/O port (GPIO) .....                                       | 100 mA                  |

**Note 1:** Power Dissipation is calculated as follows:  $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

†NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 11.3 Timing Parameter Symbolology and Load Conditions - PIC12C508/C509

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS
2. TppS

| T |           | T |      |
|---|-----------|---|------|
| F | Frequency | T | Time |


Lowercase subscripts (pp) and their meanings:

| pp  |                    |     |                          |
|-----|--------------------|-----|--------------------------|
| 2   | to                 | mc  | $\overline{\text{MCLR}}$ |
| ck  | CLKOUT             | osc | oscillator               |
| cy  | cycle time         | os  | OSC1                     |
| drt | device reset timer | t0  | T0CKI                    |
| io  | I/O port           | wdt | watchdog timer           |

Uppercase letters and their meanings:

| S |                        |   |              |
|---|------------------------|---|--------------|
| F | Fall                   | P | Period       |
| H | High                   | R | Rise         |
| I | Invalid (Hi-impedance) | V | Valid        |
| L | Low                    | Z | Hi-impedance |

**FIGURE 11-1: LOAD CONDITIONS - PIC12C508/C509**



## 13.1 DC CHARACTERISTICS: PIC12C508A/509A (Commercial, Industrial, Extended) PIC12CE518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

| DC Characteristics<br>Power Supply Pins |  | Standard Operating Conditions (unless otherwise specified)  |       |                    |     |                                     |  |
|---|--|---|-------|--------------------|-----|-------------------------------------|--|
|   |  | Operating Temperature      0°C ≤ TA ≤ +70°C (commercial)<br>-40°C ≤ TA ≤ +85°C (industrial)<br>-40°C ≤ TA ≤ +125°C (extended) |       |                    |     |                                     |  |
| Parm No.                                | Characteristic   | Sym   | Min   | Typ <sup>(1)</sup> | Max | Units                               | Conditions   |
| D001                                    | Supply Voltage   | VDD   | 3.0   |                    | 5.5 | V                                   | FOSC = DC to 4 MHz (Commercial/Industrial, Extended)                         |
| D002                                    | RAM Data Retention Voltage <sup>(2)</sup>                                  | VDR   |       | 1.5*               |     | V                                   | Device in SLEEP mode   |
| D003                                    | VDD Start Voltage to ensure Power-on Reset                                 | VPOR  |       | VSS                |     | V                                   | See section on Power-on Reset for details                                    |
| D004                                    | VDD Rise Rate to ensure Power-on Reset                                     | SVDD  | 0.05* |                    |     | V/ms                                | See section on Power-on Reset for details                                    |
| D010                                    | Supply Current <sup>(3)</sup>  | IDD   | —     | 0.8                | 1.4 | mA                                  | XT and EXTRC options (Note 4)<br>FOSC = 4 MHz, VDD = 5.5V                    |
| D010C                                   |  |   | —     | 0.8                | 1.4 | mA                                  | INTRC Option<br>FOSC = 4 MHz, VDD = 5.5V                                     |
| D010A                                   |  |   | —     | 19                 | 27  | μA                                  | LP OPTION, Commercial Temperature<br>FOSC = 32 kHz, VDD = 3.0V, WDT disabled |
|   |  |   | —     | 19                 | 35  | μA                                  | LP OPTION, Industrial Temperature<br>FOSC = 32 kHz, VDD = 3.0V, WDT disabled |
|   |  |   | —     | 30                 | 55  | μA                                  | LP OPTION, Extended Temperature<br>FOSC = 32 kHz, VDD = 3.0V, WDT disabled   |
| D020<br>D021<br>D021B                   | Power-Down Current <sup>(5)</sup>  | IPD   | —     | 0.25               | 4   | μA                                  | VDD = 3.0V, Commercial WDT disabled  |
| —                                       |  |   | 0.25  | 5                  | μA  | VDD = 3.0V, Industrial WDT disabled |  |
| —                                       |  |   | 2     | 12                 | μA  | VDD = 3.0V, Extended WDT disabled   |  |
| D022                                    | Power-Down Current   | ΔIWDT   | —     | 2.2                | 5   | μA                                  | VDD = 3.0V, Commercial   |
| —                                       |  |   | 2.2   | 6                  | μA  | VDD = 3.0V, Industrial              |  |
| —                                       |  |   | 4     | 11                 | μA  | VDD = 3.0V, Extended                |  |
|   | Supply Current <sup>(3)</sup><br>During read/write to<br>EEPROM peripheral | ΔIEE  | —     | 0.1                | 0.2 | mA                                  | FOSC = 4 MHz, Vdd = 5.5V,<br>SCL = 400kHz                                    |

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
  - a) The test conditions for all IDD measurements in active operation mode are:  
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
  - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

# PIC12C5XX

## 13.3 DC CHARACTERISTICS:

**PIC12C508A/509A (Commercial, Industrial, Extended)**  
**PIC12C518/519 (Commercial, Industrial, Extended)**  
**PIC12CR509A (Commercial, Industrial, Extended)**

| <b>Standard Operating Conditions (unless otherwise specified)</b><br>Operating temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial)<br>$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial)<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (extended)<br>Operating voltage $V_{DD}$ range as described in DC spec Section 13.1 and Section 13.2. |  |          |                     |      |              |               |  |
|---|--|----------|---------------------|------|--------------|---------------|--|
| Param No.   | Characteristic   | Sym      | Min                 | Typ† | Max          | Units         | Conditions   |
| D030  | <b>Input Low Voltage</b><br>I/O ports                      | $V_{IL}$ |                     |      |              |               |  |
|   | with TTL buffer  |          | $V_{SS}$            | -    | 0.8V         | V             | For $4.5V \leq V_{DD} \leq 5.5V$<br>otherwise  |
|   |  |          | $V_{SS}$            | -    | $0.15V_{DD}$ | V             |  |
|   | with Schmitt Trigger buffer                                |          | $V_{SS}$            | -    | $0.2V_{DD}$  | V             | Note 1<br>Note 1   |
|   | MCLR, GP2/T0CKI (in EXTRC mode)                            |          | $V_{SS}$            | -    | $0.2V_{DD}$  | V             |  |
| D031  | OSC1 (in EXTRC mode)                                       |          | $V_{SS}$            | -    | $0.2V_{DD}$  | V             |  |
| D032  | OSC1 (in XT and LP)  |          | $V_{SS}$            | -    | $0.3V_{DD}$  | V             |  |
| D033  | OSC1 (in XT and LP)  |          | $V_{SS}$            | -    | $0.3V_{DD}$  | V             |  |
| D040  | <b>Input High Voltage</b><br>I/O ports                     | $V_{IH}$ |                     | -    |              |               |  |
|   | with TTL buffer  |          | $0.25V_{DD} + 0.8V$ | -    | $V_{DD}$     | V             | $4.5V \leq V_{DD} \leq 5.5V$   |
|   |  |          | 2.0V                | -    | $V_{DD}$     | V             | otherwise  |
|   | with Schmitt Trigger buffer                                |          | $0.8V_{DD}$         | -    | $V_{DD}$     | V             | For entire $V_{DD}$ range  |
|   | MCLR, GP2/T0CKI  |          | $0.8V_{DD}$         | -    | $V_{DD}$     | V             |  |
|   | OSC1 (XT and LP)   |          | $0.7V_{DD}$         | -    | $V_{DD}$     | V             | Note 1   |
|   | OSC1 (in EXTRC mode)                                       |          | $0.9V_{DD}$         | -    | $V_{DD}$     | V             |  |
| D070  | GPIO weak pull-up current (Note 4)                         | IPUR     | 30                  | 250  | 400          | $\mu\text{A}$ | $V_{DD} = 5V, V_{PIN} = V_{SS}$  |
|   | MCLR pull-up current                                       | -        | -                   | -    | 30           | $\mu\text{A}$ | $V_{DD} = 5V, V_{PIN} = V_{SS}$  |
| D060  | <b>Input Leakage Current</b> (Notes 2, 3)<br>I/O ports     | $I_{IL}$ | -                   | -    | $\pm 1$      | $\mu\text{A}$ | $V_{SS} \leq V_{PIN} \leq V_{DD}$ , Pin at hi-impedance  |
|   | T0CKI  |          | -                   | -    | $\pm 5$      | $\mu\text{A}$ | $V_{SS} \leq V_{PIN} \leq V_{DD}$  |
|   | OSC1   |          | -                   | -    | $\pm 5$      | $\mu\text{A}$ | $V_{SS} \leq V_{PIN} \leq V_{DD}$ , XT and LP osc configuration                                  |
| D080  | <b>Output Low Voltage</b><br>I/O ports                     | $V_{OL}$ | -                   | -    | 0.6          | V             | $I_{OL} = 8.5\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$   |
|   |  |          | -                   | -    | 0.6          | V             | $I_{OL} = 7.0\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$  |
|   | <b>Output High Voltage</b><br>I/O ports (Note 3)           | $V_{OH}$ | $V_{DD} - 0.7$      | -    | -            | V             | $I_{OH} = -3.0\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$  |
|   |  |          | $V_{DD} - 0.7$      | -    | -            | V             | $I_{OH} = -2.5\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ |
| D100  | <b>Capacitive Loading Specs on Output Pins</b><br>OSC2 pin | COSC2    | -                   | -    | 15           | pF            | In XT and LP modes when external clock is used to drive OSC1.                                    |
|   | All I/O pins   | CIO      | -                   | -    | 50           | pF            |  |

† Data in "Typ" column is at 5V,  $25^{\circ}\text{C}$  unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.


2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: This spec. applies when GP3/MCLR is configured as MCLR. The leakage current of the MCLR circuit is higher than the standard I/O logic.



**FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519**



**TABLE 13-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519**

| AC Characteristics Standard Operating Conditions (unless otherwise specified) |      |  |       |                    |       |       |                        |
|---|------|--|-------|--------------------|-------|-------|------------------------|
|   |      | Operating Temperature                                    |       |                    |       |       |                        |
|   |      | 0°C ≤ TA ≤ +70°C (commercial)                            |       |                    |       |       |                        |
|   |      | -40°C ≤ TA ≤ +85°C (industrial)                          |       |                    |       |       |                        |
|   |      | -40°C ≤ TA ≤ +125°C (extended)                           |       |                    |       |       |                        |
|   |      | Operating Voltage VDD range is described in Section 13.1 |       |                    |       |       |                        |
| Parameter No.   | Sym  | Characteristic   | Min   | Typ <sup>(1)</sup> | Max   | Units | Conditions             |
| 30  | TmCL | MCLR Pulse Width (low)                                   | 2000* | —                  | —     | ns    | VDD = 5 V              |
| 31  | Twdt | Watchdog Timer Time-out Period (No Prescaler)            | 9*    | 18*                | 30*   | ms    | VDD = 5 V (Commercial) |
| 32  | TDRT | Device Reset Timer Period <sup>(2)</sup>                 | 9*    | 18*                | 30*   | ms    | VDD = 5 V (Commercial) |
| 34  | TioZ | I/O Hi-impedance from MCLR Low                           | —     | —                  | 2000* | ns    |                        |

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 13-6.


# PIC12C5XX

**TABLE 13-6: DRT (DEVICE RESET TIMER PERIOD) - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519**

| Oscillator Configuration | POR Reset                      | Subsequent Resets                    |
|--------------------------|--------------------------------|--------------------------------------|
| IntRC & ExtRC            | 18 ms (typical) <sup>(1)</sup> | 300 $\mu$ s (typical) <sup>(1)</sup> |
| XT & LP                  | 18 ms (typical) <sup>(1)</sup> | 18 ms (typical) <sup>(1)</sup>       |

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519**



**TABLE 13-7: TIMER0 CLOCK REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519**

| AC Characteristics |      |                                       | Standard Operating Conditions (unless otherwise specified)   |                    |     |       |   |
|--------------------|------|---------------------------------------|--|--------------------|-----|-------|---|
|                    |      |                                       | Operating Temperature 0°C ≤ TA ≤ +70°C (commercial)<br>-40°C ≤ TA ≤ +85°C (industrial)<br>-40°C ≤ TA ≤ +125°C (extended) |                    |     |       |   |
|                    |      |                                       | Operating Voltage VDD range is described in Section 13.1.  |                    |     |       |   |
| Parameter No.      | Sym  | Characteristic                        | Min  | Typ <sup>(1)</sup> | Max | Units | Conditions  |
| 40                 | Ti0H | T0CKI High Pulse Width - No Prescaler | 0.5 Tcy + 20*  | —                  | —   | ns    |   |
|                    |      | - With Prescaler                      | 10*  | —                  | —   | ns    |   |
| 41                 | Ti0L | T0CKI Low Pulse Width - No Prescaler  | 0.5 Tcy + 20*  | —                  | —   | ns    |   |
|                    |      | - With Prescaler                      | 10*  | —                  | —   | ns    |   |
| 42                 | Ti0P | T0CKI Period                          | 20 or $\frac{Tcy + 40}{N}$   | —                  | —   | ns    | Whichever is greater.<br>N = Prescale Value<br>(1, 2, 4,..., 256) |

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-9: I<sub>OL</sub> vs. V<sub>OL</sub>, V<sub>DD</sub> = 2.5 V




FIGURE 14-11: I<sub>OH</sub> vs. V<sub>OH</sub>, V<sub>DD</sub> = 5.5 V




FIGURE 14-10: I<sub>OL</sub> vs. V<sub>OL</sub>, V<sub>DD</sub> = 3.5 V






FIGURE 14-12: I<sub>OL</sub> vs. V<sub>OL</sub>, V<sub>DD</sub> = 5.5 V



**Package Type: K04-057 8-Lead Plastic Small Outline (SN) – Narrow, 150 mil**



| Units                   |                | INCHES* |       |       | MILLIMETERS |      |      |
|-------------------------|----------------|---------|-------|-------|-------------|------|------|
| Dimension Limits        |                | MIN     | NOM   | MAX   | MIN         | NOM  | MAX  |
| Pitch                   | p              |         | 0.050 |       |             | 1.27 |      |
| Number of Pins          | n              |         | 8     |       |             | 8    |      |
| Overall Pack. Height    | A              | 0.054   | 0.061 | 0.069 | 1.37        | 1.56 | 1.75 |
| Shoulder Height         | A1             | 0.027   | 0.035 | 0.044 | 0.69        | 0.90 | 1.11 |
| Standoff                | A2             | 0.004   | 0.007 | 0.010 | 0.10        | 0.18 | 0.25 |
| Molded Package Length   | D <sup>‡</sup> | 0.189   | 0.193 | 0.196 | 4.80        | 4.89 | 4.98 |
| Molded Package Width    | E <sup>‡</sup> | 0.150   | 0.154 | 0.157 | 3.81        | 3.90 | 3.99 |
| Outside Dimension       | E1             | 0.229   | 0.237 | 0.244 | 5.82        | 6.01 | 6.20 |
| Chamfer Distance        | X              | 0.010   | 0.015 | 0.020 | 0.25        | 0.38 | 0.51 |
| Shoulder Radius         | R1             | 0.005   | 0.005 | 0.010 | 0.13        | 0.13 | 0.25 |
| Gull Wing Radius        | R2             | 0.005   | 0.005 | 0.010 | 0.13        | 0.13 | 0.25 |
| Foot Length             | L              | 0.011   | 0.016 | 0.021 | 0.28        | 0.41 | 0.53 |
| Foot Angle              | φ              | 0       | 4     | 8     | 0           | 4    | 8    |
| Radius Centerline       | L1             | 0.000   | 0.005 | 0.010 | 0.00        | 0.13 | 0.25 |
| Lead Thickness          | c              | 0.008   | 0.009 | 0.010 | 0.19        | 0.22 | 0.25 |
| Lower Lead Width        | B <sup>†</sup> | 0.014   | 0.017 | 0.020 | 0.36        | 0.43 | 0.51 |
| Mold Draft Angle Top    | α              | 0       | 12    | 15    | 0           | 12   | 15   |
| Mold Draft Angle Bottom | β              | 0       | 12    | 15    | 0           | 12   | 15   |

\* Controlling Parameter.

† Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

‡ Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

---

**Note the following details of the code protection feature on PICmicro® MCUs.**

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable”.
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

---

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



*Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.*