



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                |
| Core Processor             | PIC                                                                                                                                                                   |
| Core Size                  | 8-Bit                                                                                                                                                                 |
| Speed                      | 4MHz                                                                                                                                                                  |
| Connectivity               | -                                                                                                                                                                     |
| Peripherals                | POR, WDT                                                                                                                                                              |
| Number of I/O              | 5                                                                                                                                                                     |
| Program Memory Size        | 1.5KB (1K x 12)                                                                                                                                                       |
| Program Memory Type        | OTP                                                                                                                                                                   |
| EEPROM Size                | 16 x 8                                                                                                                                                                |
| RAM Size                   | 41 x 8                                                                                                                                                                |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                             |
| Data Converters            | -                                                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                     |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 8-SOIC (0.209", 5.30mm Width)                                                                                                                                         |
| Supplier Device Package    | 8-SOIJ                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic12ce519-04i-sm">https://www.e-xfl.com/product-detail/microchip-technology/pic12ce519-04i-sm</a> |

## 1.0 GENERAL DESCRIPTION

The PIC12C5XX from Microchip Technology is a family of low-cost, high performance, 8-bit, fully static, EEPROM/EPROM/ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (1  $\mu$ s) except for program branches which take two cycles. The PIC12C5XX delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC12C5XX products are equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including INTRC internal oscillator mode and the power-saving LP (Low Power) oscillator mode. Power saving SLEEP mode, Watchdog Timer and code protection features also improve system cost, power and reliability.

The PIC12C5XX are available in the cost-effective One-Time-Programmable (OTP) versions which are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC12C5XX products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM® PC and compatible machines.

## 1.1 Applications

The PIC12C5XX series fits perfectly in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The EPROM technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient, while the EEPROM data memory technology allows for the changing of calibration factors and security codes. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC12C5XX series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic and PLD's in larger systems, coprocessor applications).

# PIC12C5XX

---

NOTES:

## 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12C5XX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12C5XX uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1 $\mu$ s @ 4MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), ROM memory, and non-volatile (EEPROM) for each device.

| Device      | Memory        |             |          |             |
|-------------|---------------|-------------|----------|-------------|
|             | EPROM Program | ROM Program | RAM Data | EEPROM Data |
| PIC12C508   | 512 x 12      |             | 25       |             |
| PIC12C509   | 1024 x 12     |             | 41       |             |
| PIC12C508A  | 512 x 12      |             | 25       |             |
| PIC12C509A  | 1024 x 12     |             | 41       |             |
| PIC12CR509A |               | 1024 x 12   | 41       |             |
| PIC12CE518  | 512 x 12      |             | 25 x 8   | 16 x 8      |
| PIC12CE519  | 1024 x 12     |             | 41 x 8   | 16 x 8      |

The PIC12C5XX can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC12C5XX has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12C5XX simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC12C5XX device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.


3.2 Instruction Flow/Pipelining

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.

For the PIC12C508, PIC12C508A and PIC12CE518, the register file is composed of 7 special function registers and 25 general purpose registers (Figure 4-2).

For the PIC12C509, PIC12C509A, PIC12CR509A, and PIC12CE519 the register file is composed of 7 special function registers, 25 general purpose registers, and 16 general purpose registers that may be addressed using a banking scheme (Figure 4-3).

4.2.1 GENERAL PURPOSE REGISTER FILE

The general purpose register file is accessed either directly or indirectly through the file select register FSR (Section 4.8).

FIGURE 4-2: PIC12C508, PIC12C508A AND PIC12CE518 REGISTER FILE MAP





FIGURE 4-3: PIC12C509, PIC12C509A, PIC12CR509A AND PIC12CE519 REGISTER FILE MAP



**TABLE 5-1: SUMMARY OF PORT REGISTERS**

| Address | Name                                                                            | Bit 7 | Bit 6 | Bit 5 | Bit 4           | Bit 3           | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|---------------------------------------------------------------------------------|-------|-------|-------|-----------------|-----------------|-------|-------|-------|-------------------------|---------------------------|
| N/A     | TRIS                                                                            | —     | —     |       |                 |                 |       |       |       | --11 1111               | --11 1111                 |
| N/A     | OPTION                                                                          | GPWU  | GPPU  | T0CS  | T0SE            | PSA             | PS2   | PS1   | PS0   | 1111 1111               | 1111 1111                 |
| 03H     | STATUS                                                                          | GPWUF | —     | PAO   | $\overline{TO}$ | $\overline{PD}$ | Z     | DC    | C     | 0001 1xxx               | q00q quuu <sup>(1)</sup>  |
| 06h     | GPIO<br>(PIC12C508/<br>PIC12C509/<br>PIC12C508A/<br>PIC12C509A/<br>PIC12CR509A) | —     | —     | GP5   | GP4             | GP3             | GP2   | GP1   | GP0   | --xx xxxx               | --uu uuuu                 |
| 06h     | GPIO<br>(PIC12CE518/<br>PIC12CE519)                                             | SCL   | SDA   | GP5   | GP4             | GP3             | GP2   | GP1   | GP0   | 11xx xxxx               | 11uu uuuu                 |

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = see tables in Section 8.7 for possible values.

Note 1: If reset was due to wake-up on change, then bit 7 = 1. All other resets will cause bit 7 = 0.

## 5.4 I/O Programming Considerations

### 5.4.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit5 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bi-directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

### EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
;Initial GPIO Settings
; GPIO<5:3> Inputs
; GPIO<2:0> Outputs
;
;
;          GPIO latch  GPIO pins
;          -----
BCF  GPIO, 5  ;--01 -ppp  --11 pppp
BCF  GPIO, 4  ;--10 -ppp  --11 pppp
MOVLW 007h    ;
TRIS  GPIO    ;--10 -ppp  --11 pppp
;
;Note that the user may have expected the pin
;values to be --00 pppp. The 2nd BCF caused
;GP5 to be latched as the pin value (High).
```

### 5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

## 6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock ( $T_{osc}$ ) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least  $2T_{osc}$  (and a small RC delay of 20 ns) and low for at least  $2T_{osc}$  (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least  $4T_{osc}$  (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.


### 6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.

### 6.1.3 OPTION REGISTER EFFECT ON GP2 TRIS

If the option register is set to read TIMER0 from the pin, the port is forced to an input regardless of the TRIS register setting.

**FIGURE 6-4: TIMER0 TIMING WITH EXTERNAL CLOCK**



## 7.0.2 SERIAL CLOCK

This SCL input is used to synchronize the data transfer from and to the device.

## 7.1 BUS CHARACTERISTICS

The following **bus protocol** is to be used with the EEPROM data memory.

- Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 7-3).

### 7.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

### 7.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

### 7.1.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

### 7.1.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is theoretically unlimited.

### 7.1.5 ACKNOWLEDGE

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

**Note:** Acknowledge bits are not generated if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition (Figure 7-4).

## 8.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC12C5XX family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- Oscillator selection
- Reset
  - Power-On Reset (POR)
  - Device Reset Timer (DRT)
  - Wake-up from SLEEP on pin change
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit Serial Programming

The PIC12C5XX has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. If using INTRC or EXTRC there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

### 8.1 Configuration Bits

The PIC12C5XX configuration word consists of 12 bits. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit, and one bit is the MCLR enable bit.

**FIGURE 8-1: CONFIGURATION WORD FOR PIC12C5XX**

|                                                                                                                                                                             |    |   |   |   |   |   |       |    |      |       |       |                               |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|---|---|---|---|---|-------|----|------|-------|-------|-------------------------------|
| —                                                                                                                                                                           | —  | — | — | — | — | — | MCLRE | CP | WDTE | FOSC1 | FOSC0 | Register: CONFIG              |
| bit11                                                                                                                                                                       | 10 | 9 | 8 | 7 | 6 | 5 | 4     | 3  | 2    | 1     | bit0  | Address <sup>(1)</sup> : FFFh |
| bit 11-5: <b>Unimplemented</b>                                                                                                                                              |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 4: <b>MCLRE:</b> MCLR enable bit.                                                                                                                                       |    |   |   |   |   |   |       |    |      |       |       |                               |
| 1 = MCLR pin enabled                                                                                                                                                        |    |   |   |   |   |   |       |    |      |       |       |                               |
| 0 = MCLR tied to VDD, (Internally)                                                                                                                                          |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 3: <b>CP:</b> Code protection bit.                                                                                                                                      |    |   |   |   |   |   |       |    |      |       |       |                               |
| 1 = Code protection off                                                                                                                                                     |    |   |   |   |   |   |       |    |      |       |       |                               |
| 0 = Code protection on                                                                                                                                                      |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 2: <b>WDTE:</b> Watchdog timer enable bit                                                                                                                               |    |   |   |   |   |   |       |    |      |       |       |                               |
| 1 = WDT enabled                                                                                                                                                             |    |   |   |   |   |   |       |    |      |       |       |                               |
| 0 = WDT disabled                                                                                                                                                            |    |   |   |   |   |   |       |    |      |       |       |                               |
| bit 1-0: <b>FOSC1:FOSC0:</b> Oscillator selection bits                                                                                                                      |    |   |   |   |   |   |       |    |      |       |       |                               |
| 11 = EXTRC - external RC oscillator                                                                                                                                         |    |   |   |   |   |   |       |    |      |       |       |                               |
| 10 = INTRC - internal RC oscillator                                                                                                                                         |    |   |   |   |   |   |       |    |      |       |       |                               |
| 01 = XT oscillator                                                                                                                                                          |    |   |   |   |   |   |       |    |      |       |       |                               |
| 00 = LP oscillator                                                                                                                                                          |    |   |   |   |   |   |       |    |      |       |       |                               |
| Note 1: Refer to the PIC12C5XX Programming Specifications to determine how to access the configuration word. This register is not user addressable during device operation. |    |   |   |   |   |   |       |    |      |       |       |                               |

## 8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

**FIGURE 8-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT**





Figure 8-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

**FIGURE 8-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT**



## 8.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (R<sub>ext</sub>) and capacitor (C<sub>ext</sub>) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low C<sub>ext</sub> values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 8-6 shows how the R/C combination is connected to the PIC12C5XX. For R<sub>ext</sub> values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high R<sub>ext</sub> values (e.g., 1 M $\Omega$ ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping R<sub>ext</sub> between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (C<sub>ext</sub> = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to V<sub>DD</sub> for given R<sub>ext</sub>/C<sub>ext</sub> values as well as frequency variation due to operating temperature for given R, C, and V<sub>DD</sub> values.

**FIGURE 8-6: EXTERNAL RC OSCILLATOR MODE**



## 10.0 DEVELOPMENT SUPPORT

### 10.1 Development Tools

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB<sup>™</sup>-ICE Real-Time In-Circuit Emulator
- ICEPIC<sup>™</sup> Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE<sup>®</sup> II Universal Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB<sup>™</sup> SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzyTECH<sup>®</sup>*-MP)
- KEELoQ<sup>®</sup> Evaluation Kits and Programmer

### 10.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro<sup>®</sup> microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows<sup>®</sup> 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed range of the PICmicro<sup>®</sup> MCU.

### 10.3 ICEPIC: Low-Cost PICmicro<sup>®</sup> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium<sup>™</sup> based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

### 10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable V<sub>DD</sub> and V<sub>PP</sub> supplies which allows it to verify programmed memory at V<sub>DD</sub> min and V<sub>DD</sub> max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

### 10.5 PICSTART Plus Entry Level Development System

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

## 10.6 SIMICE Entry-Level Hardware Simulator

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB™-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro® 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

## 10.7 PICDEM-1 Low-Cost PICmicro® Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

## 10.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

## 10.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

NOTES:

## 11.0 ELECTRICAL CHARACTERISTICS - PIC12C508/PIC12C509

### Absolute Maximum Ratings†

|                                                                                         |                         |
|-----------------------------------------------------------------------------------------|-------------------------|
| Ambient Temperature under bias .....                                                    | –40°C to +125°C         |
| Storage Temperature .....                                                               | –65°C to +150°C         |
| Voltage on VDD with respect to VSS .....                                                | 0 to +7.5 V             |
| Voltage on MCLR with respect to VSS.....                                                | 0 to +14 V              |
| Voltage on all other pins with respect to VSS .....                                     | –0.6 V to (VDD + 0.6 V) |
| Total Power Dissipation <sup>(1)</sup> .....                                            | 700 mW                  |
| Max. Current out of VSS pin .....                                                       | 200 mA                  |
| Max. Current into VDD pin .....                                                         | 150 mA                  |
| Input Clamp Current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > VDD).....  | ±20 mA                  |
| Output Clamp Current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > VDD)..... | ±20 mA                  |
| Max. Output Current sunk by any I/O pin.....                                            | 25 mA                   |
| Max. Output Current sourced by any I/O pin.....                                         | 25 mA                   |
| Max. Output Current sourced by I/O port (GPIO) .....                                    | 100 mA                  |
| Max. Output Current sunk by I/O port (GPIO) .....                                       | 100 mA                  |

**Note 1:** Power Dissipation is calculated as follows:  $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

†NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 11.2 DC CHARACTERISTICS: PIC12C508/509 (Commercial, Industrial, Extended)

| <b>Standard Operating Conditions (unless otherwise specified)</b><br>Operating temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial)<br>$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial)<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (extended)<br>Operating voltage $V_{DD}$ range as described in DC spec Section 11.1 and Section 11.2. |                                                               |                      |                      |      |               |       |                                                                                                                                                                                                                                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|----------------------|----------------------|------|---------------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Param No.                                                                                                                                                                                                                                                                                                                                                                                               | Characteristic                                                | Sym                  | Min                  | Typ† | Max           | Units | Conditions                                                                                                                                                                                                                        |
| D030                                                                                                                                                                                                                                                                                                                                                                                                    | <b>Input Low Voltage</b><br>I/O ports<br>with TTL buffer      | $V_{IL}$             | $V_{SS}$             | -    | 0.8V          | V     | 4.5 < $V_{DD} \leq 5.5\text{V}$<br>otherwise<br><br>Note1                                                                                                                                                                         |
| D031                                                                                                                                                                                                                                                                                                                                                                                                    | with Schmitt Trigger buffer                                   |                      | $V_{SS}$             | -    | 0.15 $V_{DD}$ | V     |                                                                                                                                                                                                                                   |
| D032                                                                                                                                                                                                                                                                                                                                                                                                    | $\overline{\text{MCLR}}$ , GP2/T0CKI (in EXTRC mode)          |                      | $V_{SS}$             | -    | 0.15 $V_{DD}$ | V     |                                                                                                                                                                                                                                   |
| D033                                                                                                                                                                                                                                                                                                                                                                                                    | OSC1 (EXTRC) <sup>(1)</sup>                                   |                      | $V_{SS}$             | -    | 0.15 $V_{DD}$ | V     |                                                                                                                                                                                                                                   |
| D033                                                                                                                                                                                                                                                                                                                                                                                                    | OSC1 (in XT and LP)                                           |                      | $V_{SS}$             | -    | 0.3 $V_{DD}$  | V     |                                                                                                                                                                                                                                   |
| D040                                                                                                                                                                                                                                                                                                                                                                                                    | <b>Input High Voltage</b><br>I/O ports<br>with TTL buffer     | $V_{IH}$<br>$V_{SS}$ | 2.0V                 | -    | $V_{DD}$      | V     | 4.5 ≤ $V_{DD} \leq 5.5\text{V}$<br>otherwise<br><br>For entire $V_{DD}$ range<br><br>Note1                                                                                                                                        |
| D040A                                                                                                                                                                                                                                                                                                                                                                                                   |                                                               |                      | 0.25 $V_{DD}$ + 0.8V | -    | $V_{DD}$      | V     |                                                                                                                                                                                                                                   |
| D041                                                                                                                                                                                                                                                                                                                                                                                                    | with Schmitt Trigger buffer                                   |                      | 0.85 $V_{DD}$        | -    | $V_{DD}$      | V     |                                                                                                                                                                                                                                   |
| D042                                                                                                                                                                                                                                                                                                                                                                                                    | $\overline{\text{MCLR}}$ /GP2/T0CKI                           |                      | 0.85 $V_{DD}$        | -    | $V_{DD}$      | V     |                                                                                                                                                                                                                                   |
| D042A                                                                                                                                                                                                                                                                                                                                                                                                   | OSC1 (XT and LP)                                              |                      | 0.7 $V_{DD}$         | -    | $V_{DD}$      | V     |                                                                                                                                                                                                                                   |
| D043                                                                                                                                                                                                                                                                                                                                                                                                    | OSC1 (in EXTRC mode)                                          |                      | 0.85 $V_{DD}$        | -    | $V_{DD}$      | V     |                                                                                                                                                                                                                                   |
| D070                                                                                                                                                                                                                                                                                                                                                                                                    | GPIO weak pull-up current                                     | IPUR                 | 50                   | 250  | 400           | μA    | $V_{DD} = 5\text{V}$ , $V_{PIN} = V_{SS}$                                                                                                                                                                                         |
| D060                                                                                                                                                                                                                                                                                                                                                                                                    | <b>Input Leakage Current</b> <sup>(2, 3)</sup><br>I/O ports   | IIL                  | -1                   | 0.5  | +1            | μA    | For $V_{DD} \leq 5.5\text{V}$<br>$V_{SS} \leq V_{PIN} \leq V_{DD}$ ,<br>Pin at hi-impedance<br>$V_{PIN} = V_{SS} + 0.25\text{V}$ <sup>(2)</sup><br>$V_{PIN} = V_{DD}$<br>$V_{SS} \leq V_{PIN} \leq V_{DD}$ ,<br>XT and LP options |
| D061                                                                                                                                                                                                                                                                                                                                                                                                    | $\overline{\text{MCLR}}$ , GP2/T0CKI                          |                      | 20                   | 130  | 250           | μA    |                                                                                                                                                                                                                                   |
| D063                                                                                                                                                                                                                                                                                                                                                                                                    | OSC1                                                          |                      | -3                   | 0.5  | +3            | μA    |                                                                                                                                                                                                                                   |
| D080                                                                                                                                                                                                                                                                                                                                                                                                    | <b>Output Low Voltage</b><br>I/O ports/CLKOUT                 | $V_{OL}$             | -                    | -    | 0.6           | V     | $I_{OL} = 8.7\text{ mA}$ , $V_{DD} = 4.5\text{V}$                                                                                                                                                                                 |
| D090                                                                                                                                                                                                                                                                                                                                                                                                    | <b>Output High Voltage</b><br>I/O ports/CLKOUT <sup>(3)</sup> | $V_{OH}$             | $V_{DD} - 0.7$       | -    | -             | V     | $I_{OH} = -5.4\text{ mA}$ , $V_{DD} = 4.5\text{V}$                                                                                                                                                                                |
| D100                                                                                                                                                                                                                                                                                                                                                                                                    | <b>Capacitive Loading Specs on Output Pins</b><br>OSC2 pin    | $C_{OSC2}$           | -                    | -    | 15            | pF    | In XT and LP modes when external clock is used to drive OSC1.                                                                                                                                                                     |
| D101                                                                                                                                                                                                                                                                                                                                                                                                    | All I/O pins                                                  | $C_{IO}$             | -                    | -    | 50            | pF    |                                                                                                                                                                                                                                   |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C5XX be driven with external clock in RC mode.

2: The leakage current on the  $\overline{\text{MCLR}}$  pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

# PIC12C5XX

**TABLE 11-1: PULL-UP RESISTOR RANGES - PIC12C508/C509**

| V <sub>DD</sub> (Volts) | Temperature (°C) | Min  | Typ  | Max  | Units |
|-------------------------|------------------|------|------|------|-------|
| GP0/GP1                 |                  |      |      |      |       |
| 2.5                     | –40              | 38K  | 42K  | 63K  | Ω     |
|                         | 25               | 42K  | 48K  | 63K  | Ω     |
|                         | 85               | 42K  | 49K  | 63K  | Ω     |
|                         | 125              | 50K  | 55K  | 63K  | Ω     |
| 5.5                     | –40              | 15K  | 17K  | 20K  | Ω     |
|                         | 25               | 18K  | 20K  | 23K  | Ω     |
|                         | 85               | 19K  | 22K  | 25K  | Ω     |
|                         | 125              | 22K  | 24K  | 28K  | Ω     |
| GP3                     |                  |      |      |      |       |
| 2.5                     | –40              | 285K | 346K | 417K | Ω     |
|                         | 25               | 343K | 414K | 532K | Ω     |
|                         | 85               | 368K | 457K | 532K | Ω     |
|                         | 125              | 431K | 504K | 593K | Ω     |
| 5.5                     | –40              | 247K | 292K | 360K | Ω     |
|                         | 25               | 288K | 341K | 437K | Ω     |
|                         | 85               | 306K | 371K | 448K | Ω     |
|                         | 125              | 351K | 407K | 500K | Ω     |

\* These parameters are characterized but not tested.

NOTES:

**TABLE 13-8: EEPROM MEMORY BUS TIMING REQUIREMENTS - PIC12CE5XX ONLY.**

| AC Characteristics                                                                   | Standard Operating Conditions (unless otherwise specified)                                                                                                                                                                                                                                                                                                                                                                             |              |      |        |                                                           |
|--------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|------|--------|-----------------------------------------------------------|
|                                                                                      | Operating Temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ , $V_{CC} = 3.0\text{V}$ to $5.5\text{V}$ (commercial)<br>$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ , $V_{CC} = 3.0\text{V}$ to $5.5\text{V}$ (industrial)<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ , $V_{CC} = 4.5\text{V}$ to $5.5\text{V}$ (extended)<br>Operating Voltage $V_{DD}$ range is described in Section 13.1 |              |      |        |                                                           |
| Parameter                                                                            | Symbol                                                                                                                                                                                                                                                                                                                                                                                                                                 | Min          | Max  | Units  | Conditions                                                |
| Clock frequency                                                                      | FCLK                                                                                                                                                                                                                                                                                                                                                                                                                                   | —            | 100  | kHz    | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 100  |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 400  |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| Clock high time                                                                      | T <sub>HIGH</sub>                                                                                                                                                                                                                                                                                                                                                                                                                      | 4000         | —    | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 4000         | —    |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 600          | —    |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| Clock low time                                                                       | T <sub>LOW</sub>                                                                                                                                                                                                                                                                                                                                                                                                                       | 4700         | —    | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 4700         | —    |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 1300         | —    |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| SDA and SCL rise time<br>(Note 1)                                                    | T <sub>R</sub>                                                                                                                                                                                                                                                                                                                                                                                                                         | —            | 1000 | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 1000 |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 300  |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| SDA and SCL fall time                                                                | T <sub>F</sub>                                                                                                                                                                                                                                                                                                                                                                                                                         | —            | 300  | ns     | (Note 1)                                                  |
| START condition hold time                                                            | T <sub>HD:STA</sub>                                                                                                                                                                                                                                                                                                                                                                                                                    | 4000         | —    | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 4000         | —    |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 600          | —    |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| START condition setup time                                                           | T <sub>SU:STA</sub>                                                                                                                                                                                                                                                                                                                                                                                                                    | 4700         | —    | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 4700         | —    |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 600          | —    |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| Data input hold time                                                                 | T <sub>HD:DAT</sub>                                                                                                                                                                                                                                                                                                                                                                                                                    | 0            | —    | ns     | (Note 2)                                                  |
| Data input setup time                                                                | T <sub>SU:DAT</sub>                                                                                                                                                                                                                                                                                                                                                                                                                    | 250          | —    | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 250          | —    |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 100          | —    |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| STOP condition setup time                                                            | T <sub>SU:STO</sub>                                                                                                                                                                                                                                                                                                                                                                                                                    | 4000         | —    | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 4000         | —    |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 600          | —    |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| Output valid from clock<br>(Note 2)                                                  | T <sub>AA</sub>                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 3500 | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 3500 |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 900  |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| Bus free time: Time the bus must<br>be free before a new transmis-<br>sion can start | T <sub>BUF</sub>                                                                                                                                                                                                                                                                                                                                                                                                                       | 4700         | —    | ns     | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range) |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 4700         | —    |        | $3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$                |
|                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 1300         | —    |        | $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$                |
| Output fall time from V <sub>IH</sub> minimum<br>to V <sub>IL</sub> maximum          | T <sub>oF</sub>                                                                                                                                                                                                                                                                                                                                                                                                                        | 20+0.1<br>CB | 250  | ns     | (Note 1), CB ≤ 100 pF                                     |
| Input filter spike suppression<br>(SDA and SCL pins)                                 | T <sub>SP</sub>                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 50   | ns     | (Notes 1, 3)                                              |
| Write cycle time                                                                     | T <sub>WC</sub>                                                                                                                                                                                                                                                                                                                                                                                                                        | —            | 4    | ms     |                                                           |
| Endurance                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                        | 1M           | —    | cycles | 25°C, V <sub>CC</sub> = 5.0V, Block Mode (Note 4)         |

**Note 1:** Not 100% tested. CB = total capacitance of one bus line in pF.

**2:** As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

**3:** The combined T<sub>SP</sub> and V<sub>HYS</sub> specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

**4:** This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip's website.

## INDEX

### A

|                              |    |
|------------------------------|----|
| ALU .....                    | 9  |
| Applications .....           | 4  |
| Architectural Overview ..... | 9  |
| Assembler                    |    |
| MPASM Assembler .....        | 61 |

### B

|                                    |    |
|------------------------------------|----|
| Block Diagram                      |    |
| On-Chip Reset Circuit .....        | 41 |
| Timer0 .....                       | 25 |
| TMR0/WDT Prescaler .....           | 28 |
| Watchdog Timer .....               | 43 |
| Brown-Out Protection Circuit ..... | 44 |

### C

|                          |        |
|--------------------------|--------|
| CAL0 bit .....           | 18     |
| CAL1 bit .....           | 18     |
| CAL2 bit .....           | 18     |
| CAL3 bit .....           | 18     |
| CALFST bit .....         | 18     |
| CALSLW bit .....         | 18     |
| Carry .....              | 9      |
| Clocking Scheme .....    | 12     |
| Code Protection .....    | 35, 45 |
| Configuration Bits ..... | 35     |
| Configuration Word ..... | 35     |

### D

|                                 |        |
|---------------------------------|--------|
| DC and AC Characteristics ..... | 75, 93 |
| Development Support .....       | 59     |
| Development Tools .....         | 59     |
| Device Varieties .....          | 7      |
| Digit Carry .....               | 9      |

### E

|                                   |    |
|-----------------------------------|----|
| EEPROM Peripheral Operation ..... | 29 |
| Errata .....                      | 3  |

### F

|                                                        |    |
|--------------------------------------------------------|----|
| Family of Devices .....                                | 5  |
| Features .....                                         | 1  |
| FSR .....                                              | 20 |
| Fuzzy Logic Dev. System ( <i>fuzzyTECH®</i> -MP) ..... | 61 |

### I

|                                                     |        |
|-----------------------------------------------------|--------|
| I/O Interfacing .....                               | 21     |
| I/O Ports .....                                     | 21     |
| I/O Programming Considerations .....                | 22     |
| ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ..... | 59     |
| ID Locations .....                                  | 35, 45 |
| INDF .....                                          | 20     |
| Indirect Data Addressing .....                      | 20     |
| Instruction Cycle .....                             | 12     |
| Instruction Flow/Pipelining .....                   | 12     |
| Instruction Set Summary .....                       | 48     |

### K

|                                                |    |
|------------------------------------------------|----|
| KeeLoq® Evaluation and Programming Tools ..... | 62 |
|------------------------------------------------|----|

### L

|                     |    |
|---------------------|----|
| Loading of PC ..... | 19 |
|---------------------|----|

### M

|                                                        |    |
|--------------------------------------------------------|----|
| Memory Organization .....                              | 13 |
| Data Memory .....                                      | 14 |
| Program Memory .....                                   | 13 |
| MPLAB Integrated Development Environment Software .... | 61 |

### O

|                                 |    |
|---------------------------------|----|
| OPTION Register .....           | 17 |
| OSC selection .....             | 35 |
| OSCCAL Register .....           | 18 |
| Oscillator Configurations ..... | 36 |
| Oscillator Types                |    |
| HS .....                        | 36 |
| LP .....                        | 36 |
| RC .....                        | 36 |
| XT .....                        | 36 |

### P

|                                                     |    |
|-----------------------------------------------------|----|
| Package Marking Information .....                   | 99 |
| Packaging Information .....                         | 99 |
| PICDEM-1 Low-Cost PICmicro Demo Board .....         | 60 |
| PICDEM-2 Low-Cost PIC16CXX Demo Board .....         | 60 |
| PICDEM-3 Low-Cost PIC16CXXX Demo Board .....        | 60 |
| PICSTART® Plus Entry Level Development System ..... | 59 |
| POR                                                 |    |

|                                |        |
|--------------------------------|--------|
| Device Reset Timer (DRT) ..... | 35, 42 |
| PD .....                       | 44     |
| Power-On Reset (POR) .....     | 35     |
| TO .....                       | 44     |

|                                         |    |
|-----------------------------------------|----|
| PORTA .....                             | 21 |
| Power-Down Mode .....                   | 45 |
| Prescaler .....                         | 28 |
| PRO MATE® II Universal Programmer ..... | 59 |
| Program Counter .....                   | 19 |

### Q

|                |    |
|----------------|----|
| Q cycles ..... | 12 |
|----------------|----|

### R

|                          |    |
|--------------------------|----|
| RC Oscillator .....      | 37 |
| Read Modify Write .....  | 22 |
| Register File Map .....  | 14 |
| Registers                |    |
| Special Function .....   | 15 |
| Reset .....              | 35 |
| Reset on Brown-Out ..... | 44 |

### S

|                                                 |        |
|-------------------------------------------------|--------|
| SEEVAL® Evaluation and Programming System ..... | 61     |
| SLEEP .....                                     | 35, 45 |
| Software Simulator (MPLAB-SIM) .....            | 61     |
| Special Features of the CPU .....               | 35     |
| Special Function Registers .....                | 15     |
| Stack .....                                     | 19     |
| STATUS .....                                    | 9      |
| STATUS Register .....                           | 16     |

### T

|                                                       |        |
|-------------------------------------------------------|--------|
| Timer0                                                |        |
| Switching Prescaler Assignment .....                  | 28     |
| Timer0 .....                                          | 25     |
| Timer0 (TMR0) Module .....                            | 25     |
| TMR0 with External Clock .....                        | 27     |
| Timing Diagrams and Specifications .....              | 70, 86 |
| Timing Parameter Symbolology and Load Conditions .... | 69, 85 |
| TRIS Registers .....                                  | 21     |

### W

|                                  |        |
|----------------------------------|--------|
| Wake-up from SLEEP .....         | 45     |
| Watchdog Timer (WDT) .....       | 35, 42 |
| Period .....                     | 43     |
| Programming Considerations ..... | 43     |
| WWW, On-Line Support .....       | 3      |

### Z

|                |   |
|----------------|---|
| Zero bit ..... | 9 |
|----------------|---|

# PIC12C5XX

---

NOTES: