



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	768B (512 x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIJ
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic12lc508at-04-sm">https://www.e-xfl.com/product-detail/microchip-technology/pic12lc508at-04-sm</a>

## TABLE OF CONTENTS

1.0	General Description .....	4
2.0	PIC12C5XX Device Varieties .....	7
3.0	Architectural Overview .....	9
4.0	Memory Organization .....	13
5.0	I/O Port .....	21
6.0	Timer0 Module and TMR0 Register .....	25
7.0	EEPROM Peripheral Operation .....	29
8.0	Special Features of the CPU .....	35
9.0	Instruction Set Summary .....	47
10.0	Development Support .....	59
11.0	Electrical Characteristics - PIC12C508/PIC12C509 .....	65
12.0	DC and AC Characteristics - PIC12C508/PIC12C509 .....	75
13.0	Electrical Characteristics PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CR509A/ PIC12CE518/PIC12CE519/ PIC12LCE518/PIC12LCE519/PIC12LCR509A .....	79
14.0	DC and AC Characteristics PIC12C508A/PIC12C509A/PIC12LC508A/PIC12LC509A/PIC12CE518/PIC12CE519/PIC12CR509A/ PIC12LCE518/PIC12LCE519/ PIC12LCR509A .....	93
15.0	Packaging Information .....	99
	Index .....	105
	PIC12C5XX Product Identification System .....	109
	Sales and Support: .....	109

### *To Our Valued Customers*

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

#### **Errata**

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Corrections to this Data Sheet**

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at [webmaster@microchip.com](mailto:webmaster@microchip.com).

We appreciate your assistance in making this a better document.

## 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12C5XX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12C5XX uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1 $\mu$ s @ 4MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), ROM memory, and non-volatile (EEPROM) for each device.

Device	Memory			
	EPROM Program	ROM Program	RAM Data	EEPROM Data
PIC12C508	512 x 12		25	
PIC12C509	1024 x 12		41	
PIC12C508A	512 x 12		25	
PIC12C509A	1024 x 12		41	
PIC12CR509A		1024 x 12	41	
PIC12CE518	512 x 12		25 x 8	16 x 8
PIC12CE519	1024 x 12		41 x 8	16 x 8

The PIC12C5XX can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC12C5XX has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12C5XX simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC12C5XX device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.

## 6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 8.6). For simplicity, this counter is being referred to as “prescaler” throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDI instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

### 6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed “on the fly” during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

### EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

```
1.CLRWDI          ;Clear WDT
2.CLRWF TMR0      ;Clear TMR0 & Prescaler
3.MOVLW '00xx1111'b ;These 3 lines (5, 6, 7)
4.OPTION          ; are required only if
                  ; desired
5.CLRWDI          ;PS<2:0> are 000 or 001
6.MOVLW '00xx1xxx'b ;Set Postscaler to
7.OPTION          ; desired WDT rate
```


To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDI instruction should be executed before switching the prescaler.

### EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

```
CLRWDI          ;Clear WDT and
                ;prescaler
MOVLW 'xxxx0xxx' ;Select TMR0, new
                ;prescale value and
                ;clock source

OPTION
```

FIGURE 6-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



## 7.3 WRITE OPERATIONS

### 7.3.1 BYTE WRITE


Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/W bit (which is a logic low) are placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer. Only the lower four address bits are used by the device, and the upper four bits are don't cares. The address byte is acknowledgeable and the master device will then transmit the data word to be written into the addressed memory location. The memory acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time will not generate acknowledge signals (Figure 7-7). After a byte write command, the internal address counter will not be incremented and will point to the same address location that was just written. If a stop bit is transmitted to the device at any point in the write command sequence before the entire sequence is complete, then the command will abort and no data will be written. If more than 8 data bits are transmitted before the stop bit is sent, then the device will clear the previously loaded byte and begin loading the data buffer again. If more than one data byte is transmitted to the device and a stop bit is sent before a full eight data bits have been transmitted, then the write command will abort and no data will be written. The EEPROM memory employs a VCC threshold detector circuit which disables the internal erase/write logic if the VCC is below minimum VDD.

Byte write operations must be preceded and immediately followed by a bus not busy bus cycle where both SDA and SCL are held high.


## 7.4 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write command (R/W = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Figure 7-6 for flow diagram.

**FIGURE 7-6: ACKNOWLEDGE POLLING FLOW**



**FIGURE 7-7: BYTE WRITE**



## 8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 8-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

**FIGURE 8-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT**





Figure 8-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

**FIGURE 8-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT**



## 8.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (R<sub>ext</sub>) and capacitor (C<sub>ext</sub>) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low C<sub>ext</sub> values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 8-6 shows how the R/C combination is connected to the PIC12C5XX. For R<sub>ext</sub> values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high R<sub>ext</sub> values (e.g., 1 M $\Omega$ ) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping R<sub>ext</sub> between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (C<sub>ext</sub> = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to V<sub>DD</sub> for given R<sub>ext</sub>/C<sub>ext</sub> values as well as frequency variation due to operating temperature for given R, C, and V<sub>DD</sub> values.

**FIGURE 8-6: EXTERNAL RC OSCILLATOR MODE**



## 8.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at  $V_{DD} = 5V$  and  $25^{\circ}C$ , see "Electrical Specifications" section for information on variation over voltage and temperature.

In addition, a calibration instruction is programmed into the top of memory which contains the calibration value for the internal RC oscillator. This location is never code protected regardless of the code protect settings. This value is programmed as a `MOVLW XX` instruction where `XX` is the calibration value, and is placed at the reset vector. This will load the `W` register with the calibration value upon reset and the PC will then roll over to the users program at address `0x000`. The user then has the option of writing the value to the `OSCCAL` Register (`05h`) or ignoring it.

`OSCCAL`, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency. .

**Note:** Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part. so it can be reprogrammed correctly later.

For the PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, and PIC12CR509A, bits `<7:2>`, `CAL5-CAL0` are used for calibration. Adjusting `CAL5-0` from `000000` to `111111` yields a higher clock speed. Note that bits 1 and 0 of `OSCCAL` are unimplemented and should be written as 0 when modifying `OSCCAL` for compatibility with future devices.

For the PIC12C508 and PIC12C509, the upper 4 bits of the register are used. Writing a larger value in this location yields a higher clock speed.


## 8.3 RESET

The device differentiates between various kinds of reset:

- a) Power on reset (POR)
- b)  $\overline{MCLR}$  reset during normal operation
- c)  $\overline{MCLR}$  reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP
- f) Wake-up from SLEEP on pin change

Some registers are not reset in any way; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on power-on reset (POR),  $\overline{MCLR}$ , WDT or wake-up on pin change reset during normal operation. They are not affected by a WDT reset during SLEEP or  $\overline{MCLR}$  reset during SLEEP, since these resets are viewed as resumption of normal operation. The exceptions to this are  $\overline{TO}$ ,  $\overline{PD}$ , and `GPWUF` bits. They are set or cleared differently in different reset situations. These bits are used in software to determine the nature of reset. See Table 8-3 for a full description of reset states of all registers.

**FIGURE 8-11: TIME-OUT SEQUENCE ON POWER-UP ( $\overline{\text{MCLR}}$  TIED TO  $\text{V}_{\text{DD}}$ ): SLOW  $\text{V}_{\text{DD}}$  RISE TIME**



## 8.5 Device Reset Timer (DRT)

In the PIC12C5XX, DRT runs from RESET and varies based on oscillator selection (see Table 8-5.)

The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows  $\text{V}_{\text{DD}}$  to rise above  $\text{V}_{\text{DD min}}$ , and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after  $\overline{\text{MCLR}}$  has reached a logic high ( $\text{V}_{\text{IH}}\overline{\text{MCLR}}$ ) level. Thus, programming GP3/ $\overline{\text{MCLR}}$ / $\text{V}_{\text{PP}}$  as  $\overline{\text{MCLR}}$  and using an external RC network connected to the  $\overline{\text{MCLR}}$  input is not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the GP3/ $\overline{\text{MCLR}}$ / $\text{V}_{\text{PP}}$  pin as a general purpose input.

The Device Reset time delay will vary from chip to chip due to  $\text{V}_{\text{DD}}$ , temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake from SLEEP mode automatically.

## 8.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external RC oscillator of the GP5/OSC1/CLKIN pin and the internal 4 MHz oscillator. That means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The  $\overline{\text{TO}}$  bit ( $\text{STATUS}\langle 4 \rangle$ ) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 8.1). Refer to the PIC12C5XX Programming Specifications to determine how to access the configuration word.

**TABLE 8-5: DRT (DEVICE RESET TIMER PERIOD)**

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical)	300 $\mu\text{s}$ (typical)
XT & LP	18 ms (typical)	18 ms (typical)



## OPTION Load OPTION Register

Syntax: [label] OPTION  
 Operands: None  
 Operation: (W) → OPTION  
 Status Affected: None  
 Encoding: 

0000	0000	0010
------	------	------

  
 Description: The content of the W register is loaded into the OPTION register.  
 Words: 1  
 Cycles: 1  
 Example: OPTION

Before Instruction  
 W = 0x07  
 After Instruction  
 OPTION = 0x07

## RETLW Return with Literal in W

Syntax: [label] RETLW k  
 Operands:  $0 \leq k \leq 255$   
 Operation:  $k \rightarrow (W)$ ;  
 TOS → PC  
 Status Affected: None  
 Encoding: 

1000	kkkk	kkkk
------	------	------

  
 Description: The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

Words: 1  
 Cycles: 2  
 Example: CALL TABLE ;W contains  
                                   ;table offset  
                                   ;value.  
                                   ;W now has table  
                                   ;value.  
                                   ;  
 TABLE ADDWF PC ;W = offset  
           RETLW k1 ;Begin table  
           RETLW k2 ;  
           ;  
           ;  
           ;  
           RETLW kn ; End of table


Before Instruction  
 W = 0x07  
 After Instruction  
 W = value of k8

## RLF Rotate Left f through Carry

Syntax: [label] RLF f,d  
 Operands:  $0 \leq f \leq 31$   
 $d \in [0,1]$   
 Operation: See description below  
 Status Affected: C  
 Encoding: 

0011	01df	ffff
------	------	------

  
 Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.



Words: 1  
 Cycles: 1  
 Example: RLF REG1,0


Before Instruction  
 REG1 = 1110 0110  
 C = 0  
 After Instruction  
 REG1 = 1110 0110  
 W = 1100 1100  
 C = 1

## RRF Rotate Right f through Carry

Syntax: [label] RRF f,d  
 Operands:  $0 \leq f \leq 31$   
 $d \in [0,1]$   
 Operation: See description below  
 Status Affected: C  
 Encoding: 

0011	00df	ffff
------	------	------

  
 Description: The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.



Words: 1  
 Cycles: 1  
 Example: RRF REG1,0

Before Instruction  
 REG1 = 1110 0110  
 C = 0  
 After Instruction  
 REG1 = 1110 0110  
 W = 0111 0011  
 C = 0

SLEEP	Enter SLEEP Mode			
Syntax:	[label] SLEEP			
Operands:	None			
Operation:	00h → WDT; 0 → WDT prescaler; 1 → $\overline{TO}$ ; 0 → $\overline{PD}$			
Status Affected:	$\overline{TO}$ , $\overline{PD}$ , GPWUF			
Encoding:	<table border="1"><tr><td>0000</td><td>0000</td><td>0011</td></tr></table>	0000	0000	0011
0000	0000	0011		
Description:	Time-out status bit ( $\overline{TO}$ ) is set. The power down status bit ( $\overline{PD}$ ) is cleared. GPWUF is unaffected.  The WDT and its prescaler are cleared.  The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP for more details.			
Words:	1			
Cycles:	1			
Example:	SLEEP			

SUBWF	Subtract W from f			
Syntax:	[label] SUBWF f,d			
Operands:	$0 \leq f \leq 31$ $d \in [0,1]$			
Operation:	$(f) - (W) \rightarrow (dest)$			
Status Affected:	C, DC, Z			
Encoding:	<table border="1"><tr><td>0000</td><td>10d f</td><td>ffff</td></tr></table>	0000	10d f	ffff
0000	10d f	ffff		
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example 1:	SUBWF REG1, 1			
Before Instruction				
REG1	= 3			
W	= 2			
C	= ?			
After Instruction				
REG1	= 1			
W	= 2			
C	= 1 ; result is positive			

Example 2:	Before Instruction REG1 = 2 W = 2 C = ? After Instruction REG1 = 0 W = 2 C = 1 ; result is zero
------------	--

Example 3:	Before Instruction REG1 = 1 W = 2 C = ? After Instruction REG1 = FF W = 2 C = 0 ; result is negative
------------	---

SWAPF	Swap Nibbles in f			
Syntax:	[ <i>label</i> ] SWAPF f,d			
Operands:	$0 \leq f \leq 31$ $d \in [0,1]$			
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$			
Status Affected:	None			
Encoding:	<table border="1"><tr><td>0011</td><td>10df</td><td>ffff</td></tr></table>	0011	10df	ffff
0011	10df	ffff		
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.			
Words:	1			
Cycles:	1			
Example	SWAPF REG1, 0			
Before Instruction				
REG1 = 0xA5				
After Instruction				
REG1 = 0xA5				
W = 0X5A				

TRIS	Load TRIS Register			
Syntax:	[ <i>label</i> ] TRIS f			
Operands:	f = 6			
Operation:	(W) → TRIS register f			
Status Affected:	None			
Encoding:	<table border="1"><tr><td>0000</td><td>0000</td><td>0fff</td></tr></table>	0000	0000	0fff
0000	0000	0fff		
Description:	TRIS register 'f' (f = 6) is loaded with the contents of the W register			
Words:	1			
Cycles:	1			
Example	TRIS GPIO			
Before Instruction				
W	= 0xA5			
After Instruction				
TRIS	= 0xA5			
<b>Note:</b>	f = 6 for PIC12C5XX only.			

XORLW	Exclusive OR literal with W			
Syntax:	[label] XORLW k			
Operands:	0 ≤ k ≤ 255			
Operation:	(W) .XOR. k → (W)			
Status Affected:	Z			
Encoding:	<table border="1"><tr><td>1111</td><td>kkkk</td><td>kkkk</td></tr></table>	1111	kkkk	kkkk
1111	kkkk	kkkk		
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.			
Words:	1			
Cycles:	1			
Example:	XORLW 0xAF			
Before Instruction				
W = 0xB5				
After Instruction				
W = 0x1A				

XORWF		Exclusive OR W with f				
Syntax:	[ <i>label</i> ] XORWF f,d					
Operands:	0 ≤ f ≤ 31 d ∈ [0,1]					
Operation:	(W) .XOR. (f) → (dest)					
Status Affected:	Z					
Encoding:	<table border="1"><tr><td>0001</td><td>10df</td><td>ffff</td></tr></table>			0001	10df	ffff
0001	10df	ffff				
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example	XORWF REG,1					
Before Instruction						
REG		=	0xAF			
W		=	0xB5			
After Instruction						
REG		=	0x1A			
W		=	0xB5			

## 10.16 KEELOQ<sup>®</sup> Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

## 11.0 ELECTRICAL CHARACTERISTICS - PIC12C508/PIC12C509

### Absolute Maximum Ratings†

Ambient Temperature under bias .....	–40°C to +125°C
Storage Temperature .....	–65°C to +150°C
Voltage on VDD with respect to VSS .....	0 to +7.5 V
Voltage on MCLR with respect to VSS.....	0 to +14 V
Voltage on all other pins with respect to VSS .....	–0.6 V to (VDD + 0.6 V)
Total Power Dissipation <sup>(1)</sup> .....	700 mW
Max. Current out of VSS pin .....	200 mA
Max. Current into VDD pin .....	150 mA
Input Clamp Current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > VDD).....	±20 mA
Output Clamp Current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > VDD).....	±20 mA
Max. Output Current sunk by any I/O pin.....	25 mA
Max. Output Current sourced by any I/O pin.....	25 mA
Max. Output Current sourced by I/O port (GPIO) .....	100 mA
Max. Output Current sunk by I/O port (GPIO) .....	100 mA

**Note 1:** Power Dissipation is calculated as follows:  $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

†NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


**TABLE 11-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC12C508/C509**

AC Characteristics		Standard Operating Conditions (unless otherwise specified)					
		Operating Temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial), $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial), $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (extended)					
		Operating Voltage $V_{DD}$ range is described in Section 10.1					
Parameter No.	Sym	Characteristic	Min*	Typ <sup>(1)</sup>	Max*	Units	Conditions
		Internal Calibrated RC Frequency	3.58	4.00	4.32	MHz	$V_{DD} = 5.0\text{V}$
		Internal Calibrated RC Frequency	3.50	—	4.26	MHz	$V_{DD} = 2.5\text{V}$

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**FIGURE 11-3: I/O TIMING - PIC12C508/C509**



**TABLE 11-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C508/C509**

<b>AC Characteristics</b> <b>Standard Operating Conditions (unless otherwise specified)</b> Operating Temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial) $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ (extended) Operating Voltage VDD range is described in Section 11.1							
Parameter No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
30	TmCL	MCLR Pulse Width (low)	2000*	—	—	ns	VDD = 5 V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5 V (Commercial)
32	TDRT	Device Reset Timer Period <sup>(2)</sup>	9*	18*	30*	ms	VDD = 5 V (Commercial)
34	TioZ	I/O Hi-impedance from MCLR Low	—	—	2000*	ns	

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 2: See Table 11-6.

**TABLE 11-6: DRT (DEVICE RESET TIMER PERIOD - PIC12C508/C509)**

Oscillator Configuration	POR Reset	Subsequent Resets
IntRC & ExtRC	18 ms (typical)	300 $\mu$ s (typical)
XT & LP	18 ms (typical)	18 ms (typical)

**13.2 DC CHARACTERISTICS:**      **PIC12LC508A/509A (Commercial, Industrial)**  
**PIC12LCE518/519 (Commercial, Industrial)**  
**PIC12LCR509A (Commercial, Industrial)**

DC Characteristics Power Supply Pins			Standard Operating Conditions (unless otherwise specified)						
			Operating Temperature      0°C ≤ TA ≤ +70°C (commercial) −40°C ≤ TA ≤ +85°C (industrial)						
Parm No.	Characteristic	Sym	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
D001	Supply Voltage	VDD	2.5		5.5	V	FOSC = DC to 4 MHz (Commercial/ Industrial)		
D002	RAM Data Retention Voltage <sup>(2)</sup>	VDR		1.5*		V	Device in SLEEP mode		
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		VSS		V	See section on Power-on Reset for details		
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See section on Power-on Reset for details		
D010	Supply Current <sup>(3)</sup>	IDD	—	0.4	0.8	mA	XT and EXTRC options (Note 4) FOSC = 4 MHz, VDD = 2.5V		
D010C			—	0.4	0.8	mA	INTRC Option FOSC = 4 MHz, VDD = 2.5V		
D010A			—	15	23	μA	LP OPTION, Commercial Temperature FOSC = 32 kHz, VDD = 2.5V, WDT disabled		
			—	15	31	μA	LP OPTION, Industrial Temperature FOSC = 32 kHz, VDD = 2.5V, WDT disabled		
D020	Power-Down Current <sup>(5)</sup>	IPD	—	0.2	3	μA	VDD = 2.5V, Commercial		
D021			—	0.2	4	μA	VDD = 2.5V, Industrial		
D021B									
		ΔIWD	—	2.0	4	mA	VDD = 2.5V, Commercial		
				2.0	5	mA	VDD = 2.5V, Industrial		

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.

4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.

5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.




**TABLE 13-8: EEPROM MEMORY BUS TIMING REQUIREMENTS - PIC12CE5XX ONLY.**

AC Characteristics	Standard Operating Conditions (unless otherwise specified)				
	Operating Temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ , $V_{CC} = 3.0\text{V to } 5.5\text{V}$ (commercial) $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ , $V_{CC} = 3.0\text{V to } 5.5\text{V}$ (industrial) $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ , $V_{CC} = 4.5\text{V to } 5.5\text{V}$ (extended) Operating Voltage $V_{DD}$ range is described in Section 13.1				
Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK	—	100	kHz	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		—	100		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		—	400		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
Clock high time	THIGH	4000	—	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		4000	—		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
Clock low time	TLOW	4700	—	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		4700	—		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		1300	—		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
SDA and SCL rise time (Note 1)	Tr	—	1000	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		—	1000		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		—	300		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
SDA and SCL fall time	Tf	—	300	ns	(Note 1)
START condition hold time	THD:STA	4000	—	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		4000	—		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
START condition setup time	TSU:STA	4700	—	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		4700	—		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
Data input hold time	THD:DAT	0	—	ns	(Note 2)
Data input setup time	TSU:DAT	250	—	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		250	—		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		100	—		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
STOP condition setup time	TSU:STO	4000	—	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		4000	—		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
Output valid from clock (Note 2)	TAA	—	3500	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		—	3500		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		—	900		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
Bus free time: Time the bus must be free before a new transmission can start	TBUF	4700	—	ns	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ (E Temp range)
		4700	—		$3.0\text{V} \leq V_{CC} \leq 4.5\text{V}$
		1300	—		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$
Output fall time from $V_{IH}$ minimum to $V_{IL}$ maximum	ToF	20+0.1 CB	250	ns	(Note 1), $CB \leq 100\text{ pF}$
Input filter spike suppression (SDA and SCL pins)	TSP	—	50	ns	(Notes 1, 3)
Write cycle time	TWC	—	4	ms	
Endurance		1M	—	cycles	$25^{\circ}\text{C}$ , $V_{CC} = 5.0\text{V}$ , Block Mode (Note 4)


**Note 1:** Not 100% tested. CB = total capacitance of one bus line in pF.

- As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
- The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip's website.


**FIGURE 14-5: WDT TIMER TIME-OUT PERIOD vs.  $V_{DD}$**




**FIGURE 14-7:  $I_{OH}$  vs.  $V_{OH}$ ,  $V_{DD} = 2.5$  V**




**FIGURE 14-6: SHORT DRT PERIOD VS.  $V_{DD}$**




**FIGURE 14-8:  $I_{OH}$  vs.  $V_{OH}$ ,  $V_{DD} = 3.5$  V**




**FIGURE 14-13: TYPICAL IPD VS. VDD,  
WATCHDOG DISABLED (25°C)**



**FIGURE 14-14: VTH (INPUT THRESHOLD  
VOLTAGE) OF GPIO PINS  
VS. VDD**



**Package Type: K04-084 8-Lead Ceramic Side Brazed Dual In-line with Window (JW) – 300 mil**



Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		8			8	
Pitch	p	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	B	0.016	0.018	0.020	0.41	0.46	0.51
Upper Lead Width	B1	0.050	0.055	0.060	1.27	1.40	1.52
Lead Thickness	c	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	A	0.145	0.165	0.185	3.68	4.19	4.70
Top of Body to Seating Plane	A1	0.103	0.123	0.143	2.62	3.12	3.63
Base to Seating Plane	A2	0.025	0.035	0.045	0.64	0.89	1.14
Tip to Seating Plane	L	0.130	0.140	0.150	3.30	3.56	3.81
Package Length	D	0.510	0.520	0.530	12.95	13.21	13.46
Package Width	E	0.280	0.290	0.300	7.11	7.37	7.62
Overall Row Spacing	eB	0.310	0.338	0.365	7.87	8.57	9.27
Window Diameter	W	0.161	0.166	0.171	4.09	4.22	4.34
Lid Length	T	0.440	0.450	0.460	11.18	11.43	11.68
Lid Width	U	0.260	0.270	0.280	6.60	6.86	7.11

\* Controlling Parameter.

