

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XF

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	41 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VDFN Exposed Pad
Supplier Device Package	8-DFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12lc509a-04i-mf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers are all set. See Section 7.0 for SCL and SDA description for PIC12CE5XX.

### 5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP5:GP0). Bits 7 and 6 are unimplemented and read as '0's. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions the pins will read as '0' during port read. Pins GP0, GP1, and GP3 can be configured with weak pull-ups and also with wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If pin 4 is configured as MCLR, weak pullup is always on and wake-up on change for this pin is not enabled.

### 5.2 TRIS Register


The output driver control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3 which is input only and GP2 which may be controlled by the option register, see Figure 4-5.

Note:	A read of the ports reads the pins, not the output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a read of the port will indicate that the pin is
	low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

### 5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.



### FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN

### 7.0 EEPROM PERIPHERAL OPERATION

### This section applies to PIC12CE518 and PIC12CE519 only.

The PIC12CE518 and PIC12CE519 each have 16 bytes of EEPROM data memory. The EEPROM memory has an endurance of 1,000,000 erase/write cycles and a data retention of greater than 40 years. The EEPROM data memory supports a bi-directional 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), that are mapped to bit6 and bit7, respectively, of the GPIO register (SFR 06h). Unlike the GP0-GP5 that are connected to the internal EEPROM peripheral. For most applications, all that is required is calls to the following functions:

; Byte\_Write: Byte write routine Inputs: EEPROM Address EEADDR : ; EEPROM Data EEDATA Outputs: Return 01 in W if OK, else ; return 00 in W ; ; Read\_Current: Read EEPROM at address currently held by EE device. Inputs: NONE ; Outputs: EEPROM Data EEDATA ; Return 01 in W if OK, else ; return 00 in W ; ; Read\_Random: Read EEPROM byte at supplied address Inputs: EEPROM Address : FFADDR ; Outputs: EEPROM Data EEDATA Return 01 in W if OK, ; else return 00 in W

The code for these functions is available on our website www.microchip.com. The code will be accessed by either including the source code FL51XINC.ASM or by linking FLASH5IX.ASM.

It is very important to check the return codes when using these calls, and retry the operation if unsuccessful. Unsuccessful return codes occur when the EE data memory is busy with the previous write, which can take up to 4 mS.

### 7.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the device.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

The EEPROM interface is a 2-wire bus protocol consisting of data (SDA) and a clock (SCL). Although these lines are mapped into the GPIO register, they are not accessible as external pins; only to the internal EEPROM peripheral. SDA and SCL operation is also slightly different than GPO-GP5 as listed below. Namely, to avoid code overhead in modifying the TRIS register, both SDA and SCL are always outputs. To read data from the EEPROM peripheral requires outputting a '1' on SDA placing it in high-Z state, where only the internal 100K pull-up is active on the SDA line.

SDA:

Built-in 100K (typical) pull-up to VDD Open-drain (pull-down only) Always an output Outputs a '1' on reset

SCL: Full CMOS output Always an output Outputs a '1' on reset

The following example requires:

- · Code Space: 77 words
- RAM Space: 5 bytes (4 are overlayable)
- Stack Levels:1 (The call to the function itself. The functions do not call any lower level functions.)
- Timing:
  - WRITE\_BYTE takes 328 cycles
  - READ\_CURRENT takes 212 cycles
  - READ\_RANDOM takes 416 cycles.
- IO Pins: 0 (No external IO pins are used)

This code must reside in the lower half of a page. The code achieves it's small size without additional calls through the use of a sequencing table. The table is a list of procedures that must be called in order. The table uses an ADDWF PCL,F instruction, effectively a computed goto, to sequence to the next procedure. However the ADDWF PCL,F instruction yields an 8 bit address, forcing the code to reside in the first 256 addresses of a page.

<sup>© 1999</sup> Microchip Technology Inc.

### 7.3 WRITE OPERATIONS

### 7.3.1 BYTE WRITE


Following the start signal from the master, the device code (4 bits), the don't care bits (3 bits), and the R/Wbit (which is a logic low) are placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer. Only the lower four address bits are used by the device, and the upper four bits are don't cares. The address byte is acknowledgeable and the master device will then transmit the data word to be written into the addressed memory location. The memorv acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time will not generate acknowledge signals (Figure 7-7). After a byte write command, the internal address counter will not be incremented and will point to the same address location that was just written. If a stop bit is transmitted to the device at any point in the write command sequence before the entire sequence is complete, then the command will abort and no data will be written. If more than 8 data bits are transmitted before the stop bit is sent, then the device will clear the previously loaded byte and begin loading the data buffer again. If more than one data byte is transmitted to the device and a stop bit is sent before a full eight data bits have been transmitted, then the write command will abort and no data will be written. The EEPROM memory employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below minimum VDD.

Byte write operations must be preceded and immediately followed by a bus not busy bus cycle where both SDA and SCL are held high.

### 7.4 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition followed by the control byte for a write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Figure 7-6 for flow diagram.

#### FIGURE 7-6: ACKNOWLEDGE POLLING FLOW






FIGURE 7-7: BYTE WRITE

### 8.7 <u>Time-Out Sequence, Power Down,</u> and Wake-up from SLEEP Status Bits (TO/PD/GPWUF)

The  $\overline{\text{TO}}$ ,  $\overline{\text{PD}}$ , and GPWUF bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a  $\overline{\text{MCLR}}$  or Watchdog Timer (WDT) reset.

TABLE 8-7:	TO/PD/GPWUF STATUS		
	AFTER RESET		

GPWUF	то	PD	RESET caused by	
0	0	0	WDT wake-up from SLEEP	
0	0	u	SLEEP WDT time-out (not from SLEEP)	
0	1	0	MCLR wake-up from SLEEP	
0	1	1	Power-up	
0	u	u	MCLR not during SLEEP	
1	1	0	Wake-up from SLEEP on pin change	

Legend: u = unchanged


Note 1: The TO, PD, and GPWUF bits maintain their status (u) until a reset occurs. A lowpulse on the MCLR input does not change the TO, PD, and GPWUF status bits.

### 8.8 Reset on Brown-Out


A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC12C5XX devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 8-13 , Figure 8-14 and Figure 8-15

#### FIGURE 8-13: BROWN-OUT PROTECTION CIRCUIT 1



### FIGURE 8-14: BROWN-OUT PROTECTION CIRCUIT 2




This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

\*Refer to Figure 8-7 and Table 11-1 for internal weak pull-up on MCLR.

### FIGURE 8-15: BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX family of supervisors provide push-pull and open collector outputs with both high and low active reset pins. There are 7 different trip point selections to accomodate 5V and 3V systems.

### 8.12 In-Circuit Serial Programming


The PIC12C5XX microcontrollers with EPROM program memory can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the GP1 and GP0 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). GP1 becomes the programming clock and GP0 becomes the programming data. Both GP1 and GP0 are Schmitt Trigger inputs in this mode.

After reset, a 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC12C5XX Programming Specifications.

A typical in-circuit serial programming connection is shown in Figure 8-16.

#### FIGURE 8-16: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



### 9.0 INSTRUCTION SET SUMMARY

Each PIC12C5XX instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC12C5XX instruction set summary in Table 9-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

### TABLE 9-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs.

Figure 9-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

### FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS

Ву	Byte-oriented file register operations					
	11	6	5	4		0
	OPCODE		d		f (FILE #)	
d = 0 for destination W d = 1 for destination f f = 5-bit file register address						
Bi	t-oriented file regi	iste	er ope	eratio	ins	
	11	8	7	5	4	0
	OPCODE	OPCODE b (BIT #) f (FILE #)				
b = 3-bit bit address f = 5-bit file register address Literal and control operations (except GOTO)						
	11 8 7 0					
	OPCODE k (literal)					
k = 8-bit immediate value						
	Literal and control operations - GOTO instruction					
r	11		9	8		0
	OPCODE k (literal)					

k = 9-bit immediate value

MOVF	Move f				
Syntax:	[label] MOVF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$				
Operation:	$(f) \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0010 00df ffff				
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.				
Words:	1				
Cycles:	1				
Example:	MOVF FSR, 0				
After Instruction W = value in FSR register					

MOVLW	Move Literal to W				
Syntax:	[ label ]	MOVLW	k		
Operands:	$0 \le k \le 2$	55			
Operation:	$k \to (W)$				
Status Affected:	None				
Encoding:	1100	kkkk	kkkk		
Description:	The eight bit literal 'k' is loaded into the W register. The don't cares will assemble as 0s.				
Words:	1				
Cycles:	1				
Example:	MOVLW	0x5A			
After Instruc W =	tion 0x5A				

MOVWF	Move W to f				
Syntax:	[ label ]	MOVWF	f		
Operands:	$0 \le f \le 3^{-1}$	1			
Operation:	$(W) \to (f$	)			
Status Affected:	None				
Encoding:	0000	001f	ffff		
Description:	Move data from the W register to register to register 'f'.				
Words:	1				
Cycles:	1				
Example:	MOVWF	TEMP_REC	3		
Before Instru TEMP_R W		0xFF 0x4F			
After Instruct TEMP_R W		0x4F 0x4F			

NOP	No Operation				
Syntax:	[ label ]	NOP			
Operands:	None				
Operation:	No operation				
Status Affected:	None				
Encoding:	0000	0000	0000		
Description:	No operation.				
Words:	1				
Cycles:	1				
Example:	NOP				

NOTES:

### 11.0 ELECTRICAL CHARACTERISTICS - PIC12C508/PIC12C509

### Absolute Maximum Ratings†

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5 V
Voltage on MCLR with respect to Vss	0 to +14 V
Voltage on all other pins with respect to Vss	–0.6 V to (VDD + 0.6 V)
Total Power Dissipation <sup>(1)</sup>	700 mW
Max. Current out of Vss pin	200 mA
Max. Current into VDD pin	150 mA
Input Clamp Current, Iik (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, Iок (Vo < 0 or Vo > Voo)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	25 mA
Max. Output Current sourced by I/O port (GPIO)	100 mA
Max. Output Current sunk by I/O port (GPIO )	100 mA
<b>Note 1:</b> Power Dissipation is calculated as follows: PDIS = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD-VDD) + $\Sigma$ {VDD-VDD} + $\Sigma$ {(VDD-VDD) + $\Sigma$ {(VDD-VDD) + $\Sigma$ {(VDD-VDD) + $\Sigma$ {(VDD) + $\Sigma$ {(VD) + $\Sigma} {(VD) + {\Sigma} {(VD) + \Sigma} {(VD) + {\Sigma} {(VD) +$	VOH) x IOH} + $\Sigma$ (VOL x IOL)

<sup>†</sup>NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 11.3 Timing Parameter Symbology and Load Conditions - PIC12C508/C509


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

2. 1990			
т			
F	Frequency	т	Time
Lowerc	case subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	OSC	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	TOCKI
io	I/O port	wdt	watchdog timer
Upperc	case letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance


### FIGURE 11-1: LOAD CONDITIONS - PIC12C508/C509




### 12.0 DC AND AC CHARACTERISTICS - PIC12C508/PIC12C509

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation.







### 13.1 DC CHARACTERISTICS:

### PIC12C508A/509A (Commercial, Industrial, Extended) PIC12CE518/519 (Commercial, Industrial, Extended) PIC12CR509A (Commercial, Industrial, Extended)

	DC Characteristics Power Supply Pins	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \end{array}$								
Parm No.	Characteristic	Sym	Min	Typ <sup>(1)</sup>	Max	Units	Conditions			
D001	Supply Voltage	Vdd	3.0		5.5	V	Fosc = DC to 4 MHz (Commercial/ Industrial, Extended)			
D002	RAM Data Retention Voltage <sup>(2)</sup>	Vdr		1.5*		V	Device in SLEEP mode			
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details			
D004	VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See section on Power-on Reset for details			
D010	Supply Current <sup>(3)</sup>	IDD	—	0.8	1.4	mA	XT and EXTRC options (Note 4) Fosc = 4 MHz, VDD = 5.5V			
D010C			_	0.8	1.4	mA	INTRC Option Fosc = 4 MHz, VDD = 5.5V			
D010A			-	19	27	μA	LP OPTION, Commercial Temperature Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
			_	19	35	μA	LP OPTION, Industrial Temperature FOSC = 32 kHz, VDD = 3.0V, WDT disabled			
			_	30	55	μA	LP OPTION, Extended Temperature FOSC = 32 kHz, VDD = 3.0V, WDT disabled			
D020	Power-Down Current <sup>(5)</sup>	IPD	—	0.25	4	μA	VDD = 3.0V, Commercial WDT disabled			
D021			—	0.25	5	μA	VDD = 3.0V, Industrial WDT disabled			
D021B			-	2	12	μA	VDD = 3.0V, Extended WDT disabled			
D022	Power-Down Current	$\Delta I$ WDT	—	2.2	5	μA	VDD = 3.0V, Commercial			
			-	2.2	6	μA	VDD = 3.0V, Industrial			
			-	4	11	μA	VDD = 3.0V, Extended			
	Supply Current <sup>(3)</sup> During read/write to EEPROM peripheral	ΔIEE	-	0.1	0.2	mA	FOSC = 4 MHz, Vdd = 5.5V, SCL = 400kHz			

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are:
  - OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
  - Vss, T0CKI = VDD,  $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.


# TABLE 13-1: PULL-UP RESISTOR RANGES\* - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units					
GP0/GP1										
2.5	-40	38K	42K	63K	Ω					
	25	42K	48K	63K	Ω					
	85	42K	49K	63K	Ω					
	125	50K	55K	63K	Ω					
5.5	-40	15K	17K	20K	Ω					
	25	18K	20K	23K	Ω					
	85	19K	22K	25K	Ω					
	125	22K	24K	28K	Ω					
		G	P3							
2.5	-40	285K	346K	417K	Ω					
	25	343K	414K	532K	Ω					
	85	368K	457K	532K	Ω					
	125	431K	504K	593K	Ω					
5.5	-40	247K	292K	360K	Ω					
	25	288K	341K	437K	Ω					
	85	306K	371K	448K	Ω					
	125	351K	407K	500K	Ω					

\* These parameters are characterized but not tested.

### 13.6 Timing Diagrams and Specifications

### FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC12C508A, PIC12C509A, PIC12CR509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519



### TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq Ta \leq +70^{\circ}C \mbox{ (commercial)}, \\ -40^{\circ}C \leq Ta \leq +85^{\circ}C \mbox{ (industrial)}, \\ -40^{\circ}C \leq Ta \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1} \end{array}$							
Parameter No. Sym		Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions		
	Fosc	External CLKIN Frequency <sup>(2)</sup>							
			DC	—	4	MHz	XT osc mode		
			DC	—	200	kHz	LP osc mode		
	Oscillator Frequency <sup>(2)</sup>		DC	—	4	MHz	EXTRC osc mode		
				—	4	MHz	XT osc mode		
			DC	—	200	kHz	LP osc mode		
1	Tosc	External CLKIN Period <sup>(2)</sup>							
			250	—	—	ns	XT osc mode		
			5	_	—	ms	LP osc mode		
		Oscillator Period <sup>(2)</sup>		_	—	ns	EXTRC osc mode		
			250	—	10,000	ns	XT osc mode		
			5	-	—	ms	LP osc mode		
2	Тсу	Instruction Cycle Time <sup>(3)</sup>	—	4/Fosc	—	—			
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	-	_	ns	XT oscillator		
			2*	_	—	ms	LP oscillator		
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time		-	25*	ns	XT oscillator		
			_	_	50*	ns	LP oscillator		

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.


3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

### TABLE 13-6: DRT (DEVICE RESET TIMER PERIOD) - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

Oscillator Configuration	POR Reset	Subsequent Resets		
IntRC & ExtRC	18 ms (typical) <sup>(1)</sup>	300 µs (typical) <sup>(1)</sup>		
XT & LP	18 ms (typical) <sup>(1)</sup>	18 ms (typical) <sup>(1)</sup>		

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 13-5: TIMER0 CLOCK TIMINGS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519



### TABLE 13-7: TIMER0 CLOCK REQUIREMENTS - PIC12C508A, PIC12C509A, PIC12CE518, PIC12CE519, PIC12LC508A, PIC12LC509A, PIC12LCR509A, PIC12LCE518 and PIC12LCE519

AC Characteristics		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \\ \mbox{Operating Voltage VDD range is described in Section 13.1.} \end{array}$						
Parameter No.	Sym Characteristic			Min	Тур <sup>(1)</sup>	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse V	0.5 TCY + 20*	—	—	ns		
			10*	-	—	ns		
41	Tt0L	T0CKI Low Pulse W	0.5 TCY + 20*	-	—	ns		
			10*	-	—	ns		
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

\* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 14-6: SHORT DRT PERIOD VS. VDD




FIGURE 14-7: IOH vs. VOH, VDD = 2.5 V







FIGURE 14-8: IOH vs. VOH, VDD = 3.5 V




### FIGURE 14-15: VIL, VIH OF NMCLR, AND TOCKI VS. VDD



### Package Type: K04-057 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil





Units			INCHES*		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Pitch	р		0.050			1.27		
Number of Pins	n		8			8		
Overall Pack. Height	A	0.054	0.061	0.069	1.37	1.56	1.75	
Shoulder Height	A1	0.027	0.035	0.044	0.69	0.90	1.11	
Standoff	A2	0.004	0.007	0.010	0.10	0.18	0.25	
Molded Package Length	D‡	0.189	0.193	0.196	4.80	4.89	4.98	
Molded Package Width	E‡	0.150	0.154	0.157	3.81	3.90	3.99	
Outside Dimension	E1	0.229	0.237	0.244	5.82	6.01	6.20	
Chamfer Distance	х	0.010	0.015	0.020	0.25	0.38	0.51	
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25	
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25	
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53	
Foot Angle	φ	0	4	8	0	4	8	
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25	
Lead Thickness	с	0.008	0.009	0.010	0.19	0.22	0.25	
Lower Lead Width	B <sup>†</sup>	0.014	0.017	0.020	0.36	0.43	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

\* Controlling Parameter.

- <sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."
- <sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

NOTES: