



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	H8SX
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SCI, SmartCard, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	92
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	56K × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f61668rn50fpv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	9.5.3	Chip Select Signals	230
	9.5.4	External Bus Interface	231
	9.5.5	Area and External Bus Interface	236
	9.5.6	Endian and Data Alignment	241
9.6	Basic Bu	Is Interface	244
	9.6.1	Data Bus	244
	9.6.2	I/O Pins Used for Basic Bus Interface	244
	9.6.3	Basic Timing	245
	9.6.4	Wait Control	251
	9.6.5	Read Strobe (RD) Timing	253
	9.6.6	Extension of Chip Select $(\overline{CS})$ Assertion Period	254
	9.6.7	DACK and EDACK Signal Output Timing	256
9.7	Byte Co	ntrol SRAM Interface	257
	9.7.1	Byte Control SRAM Space Setting	257
	9.7.2	Data Bus	257
	9.7.3	I/O Pins Used for Byte Control SRAM Interface	258
	9.7.4	Basic Timing	259
	9.7.5	Wait Control	261
	9.7.6	Read Strobe (RD)	263
	9.7.7	Extension of Chip Select $(\overline{CS})$ Assertion Period	263
	9.7.8	DACK and EDACK Signal Output Timing	263
9.8	Burst RC	DM Interface	265
	9.8.1	Burst ROM Space Setting	265
	9.8.2	Data Bus	265
	9.8.3	I/O Pins Used for Burst ROM Interface	266
	9.8.4	Basic Timing	267
	9.8.5	Wait Control	269
	9.8.6	Read Strobe (RD) Timing	269
	9.8.7	Extension of Chip Select ( $\overline{CS}$ ) Assertion Period	269
9.9	Address/	Data Multiplexed I/O Interface	270
	9.9.1	Address/Data Multiplexed I/O Space Setting	270
	9.9.2	Address/Data Multiplex	270
	9.9.3	Data Bus	270
	9.9.4	I/O Pins Used for Address/Data Multiplexed I/O Interface	271
	9.9.5	Basic Timing	272
	9.9.6	Address Cycle Control	274
	9.9.7	Wait Control	275
	9.9.8	Read Strobe (RD) Timing	275
	9.9.9	Extension of Chip Select (CS) Assertion Period	277
	9.9.10	DACK and EDACK Signal Output Timing	279

# RENESAS

Bit	Bit Name	Initial Value	R/W	Description
11	IRQ11F	0	R/(W)*1	[Setting condition]
10	IRQ10F	0	R/(W)*1	When the interrupt selected by ISCR occurs
9	IRQ9F	0	R/(W)*1	[Clearing conditions]
8	IRQ8F	0	R/(W)*1	• Writing 0 after reading IRQnF = 1 (n = 11 to 0)
7	IRQ7F	0	R/(W)*1	• When interrupt exception handling is executed while
6	IRQ6F	0	R/(W)*1	low-level sensing is selected and IRQn input is high
5	IRQ5F	0	R/(W)*1	When IRQn interrupt exception handling is executed
4	IRQ4F	0	R/(W)*1	while falling-, rising-, or both-edge sensing is
3	IRQ3F	0	R/(W)*1	selected
2	IRQ2F	0	R/(W)*1	When the DTC is activated by an IRQn interrupt,
1	IRQ1F	0	R/(W)*1	and the DISEL bit in MRB of the DTC is cleared to 0
0	IRQ0F	0	<b>R/(W)</b> * <sup>1</sup>	

Notes: 1. Only 0 can be written, to clear the flag.

2. Supported only by the H8SX/1668M Group.

## 7.3.7 Software Standby Release IRQ Enable Register (SSIER)

SSIER selects the IRQ interrupt used to leave software standby mode.

The IRQ interrupt used to leave software standby mode should not be set as the DTC activation source.

Bit	15	14	13	12	11	10	9	8
Bit Name	SSI15	—	_	_	SSI11	SSI10	SSI9	SSI8
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Bit Name	SSI7	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	SSI0
Initial Value	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RENESAS

## (9) DTIF Bit in DMDR

The DTIF bit in DMDR is set to 1 after the total transfer size of transfers is completed. When both the DTIF and DTIE bits in DMDR are set to 1, a transfer end interrupt by the transfer counter is requested to the CPU or DTC.

The DTIF bit is set to 1 when the ACT bit in DMDR is cleared to 0 to stop a transfer after the bus cycle is completed.

The DTIF bit is automatically cleared to 0 and a transfer request is cleared if the transfer is resumed by setting the DTE bit to 1 during interrupt handling.

For details on interrupts, see section 10.8, Interrupt Sources.

## 10.5.8 Priority of Channels

The channels of the DMAC are given following priority levels: channel 0 > channel 1 > channel 2 > channel3. Table 10.6 shows the priority levels among the DMAC channels.

## Table 10.6 Priority among DMAC Channels



The channel having highest priority other than the channel being transferred is selected when a transfer is requested from other channels. The selected channel starts the transfer after the channel being transferred releases the bus. At this time, when a bus master other than the DMAC requests the bus, the cycle for the bus master is inserted.

In a burst transfer or a block transfer, channels are not switched.



## 11.5.10 Bus Cycles in Dual Address Mode

## (1) Normal Transfer Mode (Cycle Steal Mode)

In cycle steal mode, the bus is released after one byte, word, or longword has been transferred. While the bus is released, one CPU, DMAC, or DTC bus cycle is initiated.

Figure 11.24 shows an example of transfer when ETEND output is enabled, and word-size, normal transfer mode (cycle steal mode) is performed from external 16-bit, 2-state access space to external 16-bit, 2-state access space.



Figure 11.24 Example of Normal Transfer Mode (Cycle Steal Mode) Transfer

Figures 11.25 and 11.26 show examples of transfer when ETEND output is enabled, and longword-size, normal transfer mode (cycle steal mode) is performed from external 16-bit, 2-state access space to external 16-bit, 2-state access space.

In figure 11.25, the transfer source (SAR) address is not at a longword boundary and the transfer destination (DAR) address is at the longword boundary.

In figure 11.26, the transfer source (SAR) address is at the longword boundary and the transfer destination (DAR) address is not at the longword boundary.



Figure 12.2 Transfer Information on Data Area



Figure 12.3 Correspondence between DTC Vector Address and Transfer Information

Written Back Value

Register	Function	CRAL is not 1	CRAL is 1
SAR	Source address	Incremented/decremented/fixed *	DTS =0: Incremented/ decremented/fixed*
			DTS = 1: SAR initial value
DAR	Destination address	Incremented/decremented/fixed	DTS = 0: DAR initial value
		*	DTS =1: Incremented/ decremented/fixed*
CRAH	Transfer count storage	CRAH	CRAH
CRAL	Transfer count A	CRAL – 1	CRAH
CRB	Transfer count B	Not updated	Not updated

## Table 12.7 Register Function in Repeat Transfer Mode

Note: \* Transfer information writeback is skipped.



Figure 12.8 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)



## 13.3.10 Port Function Control Register B (PFCRB)

Bit	7	6	5	4	3	2	1	0
Bit Name		ITS14*	_	—	ITS11	ITS10	ITS9	ITS8
Initial Value	0	0	0	0	0	0	0	0

PFCRB selects the LVD interrupt\*, and the input pins for  $\overline{IRQ11}$  to  $\overline{IRQ8}$ .

Note: \* Supported only by the H8SX/1668M Group.

#### • H8SX/1668R Group

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.

## • H8SX/1668M Group

Bit	Bit Name	Initial Value	R/W	Description
7	_	All 0	R/W	Reserved
				This bit is always read as 0. The write value should always be 0.
6	ITS14	0	R/W	LVD Interrupt Select
				This bit allows or prohibits LVD interrupt.
				0: Prohibits LVD interrupt
				1: Allows LVD interrupt
5, 4	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.



- Channel 5:
  - Timer control register\_5 (TCR\_5)
  - Timer mode register\_5 (TMDR\_5)
  - Timer I/O control register\_5 (TIOR\_5)
  - Timer interrupt enable register\_5 (TIER\_5)
  - Timer status register\_5 (TSR\_5)
  - Timer counter\_5 (TCNT\_5)
  - Timer general register A\_5 (TGRA\_5)
  - Timer general register B\_5 (TGRB\_5)
- Common Registers:
  - Timer start register (TSTR)
  - Timer synchronous register (TSYR)

Unit 1:

- Channel 6:
  - Timer control register\_6 (TCR\_6)
  - Timer mode register\_6 (TMDR\_6)
  - Timer I/O control register H\_6 (TIORH\_6)
  - Timer I/O control register L\_6 (TIORL\_6)
  - Timer interrupt enable register\_6 (TIER\_6)
  - Timer status register\_6 (TSR\_6)
  - Timer counter\_6 (TCNT\_6)
  - Timer general register A\_6 (TGRA\_6)
  - Timer general register B\_6 (TGRB\_6)
  - Timer general register C\_6 (TGRC\_6)
  - Timer general register D\_6 (TGRD\_6)

		Initial		
Bit	Bit Name	value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCNT counts in channels 1, 2, 4, and 5.
				In channels 0 and 3, bit 7 is reserved. It is always read as 1 and cannot be modified.
				0: TCNT counts down
				1: TCNT counts up
6	_	1	_	Reserved
				This bit is always read as 1 and cannot be modified.
5	TCFU	0	R/(W)*	Underflow Flag
				Status flag that indicates that a TCNT underflow has occurred when channels 1, 2, 4, and 5 are set to phase counting mode.
				In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.
				[Setting condition]
				When the TCNT value underflows (changes from H'0000 to H'FFFF)
				[Clearing condition]
				When a 0 is written to TCFU after reading TCFU = 1
				(When the CPU is used to clear this flag by writing 0 while the corresponding interrupt is enabled, be sure to read the flag after writing 0 to it.)
4	TCFV	0	R/(W)*	Overflow Flag
				Status flag that indicates that a TCNT overflow has occurred.
				[Setting condition]
				When the TCNT value overflows (changes from H'FFFF to H'0000)
				[Clearing condition]
				When a 0 is written to TCFV after reading TCFV = 1
				(When the CPU is used to clear this flag by writing 0 while the corresponding interrupt is enabled, be sure to read the flag after writing 0 to it.)



Figure 14.44 Timing for Status Flag Clearing by DTC/DMAC Activation (1)



Figure 14.45 Timing for Status Flag Clearing by DTC/DMAC Activation (2)



## 18.4.2 Interval Timer Mode

To use the WDT as an interval timer, set the  $WT/\overline{IT}$  bit to 0 and the TME bit to 1 in TCSR.

When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each time the TCNT overflows. Therefore, an interrupt can be generated at intervals.

When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) is requested at the same time the OVF bit in the TCSR is set to 1.



Figure 18.3 Operation in Interval Timer Mode

# 18.5 Interrupt Source

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. The OVF flag must be cleared to 0 in the interrupt handling routine.

## Table 18.2 WDT Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation
WOVI	TCNT overflow	OVF	Impossible

## 19.10.7 SCI Operations during Power-Down State

**Transmission:** Before specifying the module stop state or making a transition to software standby mode, stop the transmit operations (TE = TIE = TEIE = 0). TSR, TDR, and SSR are reset. The states of the output pins in the module stop state or in software standby mode depend on the port settings, and the pins output a high-level signal after cancellation. If the transition is made during data transmission, the data being transmitted will be undefined.

To transmit data in the same transmission mode after cancellation of the power-down state, set the TE bit to 1, read SSR, write to TDR, clear TDRE in this order, and then start transmission. To transmit data in a different transmission mode, initialize the SCI first.

Figure 19.39 shows a sample flowchart for transition to software standby mode during transmission. Figures 19.40 and 19.41 show the port pin states during transition to software standby mode.

Before specifying the module stop state or making a transition to software standby mode from the transmission mode using DTC transfer, stop all transmit operations (TE = TIE = TEIE = 0). Setting the TE and TIE bits to 1 after cancellation sets the TXI flag to start transmission using the DTC.

**Reception:** Before specifying the module stop state or making a transition to software standby mode, stop the receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition is made during data reception, the data being received will be invalid.

To receive data in the same reception mode after cancellation of the power-down state, set the RE bit to 1, and then start reception. To receive data in a different reception mode, initialize the SCI first.

For using the IrDA function, set the IrE bit in addition to setting the RE bit.

Figure 19.42 shows a sample flowchart for mode transition during reception.



Register Setting		Pin Input			TR Monite	NTREG oring V		
PTSTE	SUSPEND	VBUS	USD+	USD-	xver_data	dpls	dmns	Remarks
0	Х	Х	Х	Х	0	0	0	Cannot be monitored when PTSTE = 0
1	0	1	0	0	Х	0	0	Can be monitored
1	0	1	0	1	0	0	1	when PTSTE = 1
1	0	1	1	0	1	1	0	-
1	0	1	1	1	Х	1	1	-
1	1	1	0	0	0	0	0	-
1	1	1	0	1	0	0	1	-
1	1	1	1	0	0	1	0	-
1	1	1	1	1	0	1	1	-
1	Х	0	Х	Х	0	1	1	Can be monitored when VBUS = 0
[Legend]								

## Table 20.5 Relationship between Pin Input and TRNTREG1 Monitoring Value

X: Don't care.



The data to be transmitted is written to the data register using this interrupt. After the first transmit data write for one FIFO, the other FIFO is empty, and so the next transmit data can be written to the other FIFO immediately. When both FIFOs are full, EP2 EMPTY is cleared to 0. If at least one FIFO is empty, the EP2EMPTY bit in IFR0 is set to 1. When ACK is returned from the host after data transmission is completed, the FIFO used in the data transmission becomes empty. If the other FIFO contains valid transmit data at this time, transmission can be continued.

When transmission of all data has been completed, write 0 to the EP2EMPTY bit in IER0 and disable interrupt requests.





Figure 21.17 Sample Flowchart for Slave Receive Mode

## (f) Operating Clock Frequency Inquiry

The boot program will return the number of operating clock frequencies, and the maximum and minimum values.

Command

H'23

• Command, H'23, (one byte): Inquiry regarding operating clock frequencies

Response	H'33	Size	Number of operating clock frequencies				
	Minimum val operating clo	ue of ck frequency	Maximum value of operating clock frequency				
	SUM		•				

- Response, H'33, (one byte): Response to operating clock frequency inquiry
- Size (one byte): The number of bytes that represents the minimum values, maximum values, and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operating clock frequency types

(e.g. when there are two operating clock frequency types, which are the main and peripheral clocks, the number of types will be H'02.)

• Minimum value of operating clock frequency (two bytes): The minimum value of the multiplied or divided clock frequency.

The minimum and maximum values of the operating clock frequency represent the values in MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the value is 17.00 MHz, it will be 2000, which is H'07D0.)

• Maximum value (two bytes): Maximum value among the multiplied or divided clock frequencies.

There are as many pairs of minimum and maximum values as there are operating clock frequencies.

• SUM (one byte): Checksum





Figure 28.10 When an Interrupt that Initiates Exit from the Power-Down State is Generated after SLEEP Instruction Execution



Figure 28.11 When an Interrupt that Initiates Exit from the Power-Down State is Generated before SLEEP Instruction Execution (Sleep-Instruction Exception Handling does not Proceed)

# Appendix

## A. Port States in Each Pin State

## Table A.1 Port States in Each Pin State

Port Name         Mode         Reset         Mode         OPE = 1         OPE = 0         OPE = 1         OPE = 0         State           Port 1         All         Hi-Z         Hi-Z         Keep         Keep	
Port 1 All Hi-Z Hi-Z Keep Keep Keep Keep Keep	
Port 2 All Hi-Z Hi-Z Keep Keep Keep Keep Keep	
Port 3 All Hi-Z Hi-Z Keep Keep Keep Keep Keep	
P55 to P50         All         Hi-Z         Hi-Z         Hi-Z         Hi-Z         Hi-Z         Keep	
P56/ All Hi-Z Hi-Z Hi-Z Hi-Z [DAOE0 = 1] [DAOE0 = 1] Keep	
ANO/ Keep Keep	
[DAOE0 = 0] [DAOE0 = 0]	
Hi-Z Hi-Z	
P57/ All Hi-Z Hi-Z Hi-Z Hi-Z [DAOE1 = 1] [DAOE1 = 1] Keep	
AN7/ Keep Keep	
[DAOE1 = 0] [DAOE1 = 0]	
Hi-Z Hi-Z	
P65 to P60 All Hi-Z Hi-Z Keep Keep Keep Keep Keep	
PA0/ All Hi-Z Hi-Z [BREQO [BREQO [BREQO [BREQO [BREQO [BREQO ] BREQO ] BREQO ] BREQO	0
BS-A Liz Liz Liz DECO	5
	nut]
	puŋ
	han
[Other than [Other than [Other than [Other than above] above] above] above] above]	
кеер Кеер Кеер Кеер Кеер	
PA1/ All Hi-Z Hi-Z [BACK [BACK [BACK [BACK [BACK [BACK]] output] output] output] output] output]	
(RD/WR-A) Hi-Z Hi-Z Hi-Z Hi-Z BACK	
[RD/WR-A [RD/WR-A [RD/WR-A [RD/WR-A [RD/WR-A [RD/WR- output] output] output] output] output]	٦-A
Keep Hi-Z Keep Hi-Z Hi-Z	
[Other than [Other than [Other than [Other than [Other than above] above] above] above]	han
Кеер Кеер Кеер Кеер Кеер	



Port	MCU Operating Mode	Reset	Hardware Standby Mode	Deep Software Standby Mode IOKEEP = 1/0		Software Standby Mode		Bus Released
Name				OPE = 1	OPE = 0	OPE = 1	OPE = 0	State
PB6/ CS6-D/ (RD/WR)/ ADTRGH0-B	All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]	[CS output]	[CS output]
				Н	Hi-Z	Н	Hi-Z	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep	Keep
PB7/SD¢	SDRAM mode	SDø output	Hi-Z	[SDø output]	[SDø output]	[SD¢ output]	[SDø output]	[SDø output] SDø output
				Н	Н	н	н	
	Other than SDRAM mode	Н	Hi-Z	[Other than above]	[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Кеер	Кеер	Кеер	Кеер	Кеер
PC2 to PC3	All	Hi-Z	Hi-Z	Keep		Keep		

Appendix