




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                                         |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                                |
| Core Processor                  | ARM926EJ-S                                                                                                                                                              |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                                          |
| Speed                           | 190MHz                                                                                                                                                                  |
| Co-Processors/DSP               | -                                                                                                                                                                       |
| RAM Controllers                 | SDRAM, SRAM                                                                                                                                                             |
| Graphics Acceleration           | No                                                                                                                                                                      |
| Display & Interface Controllers | LCD                                                                                                                                                                     |
| Ethernet                        | -                                                                                                                                                                       |
| SATA                            | -                                                                                                                                                                       |
| USB                             | USB 2.0 (2)                                                                                                                                                             |
| Voltage - I/O                   | 3.0V, 3.3V                                                                                                                                                              |
| Operating Temperature           | -40°C ~ 85°C (TA)                                                                                                                                                       |
| Security Features               | -                                                                                                                                                                       |
| Package / Case                  | 217-LFBGA                                                                                                                                                               |
| Supplier Device Package         | 217-LFBGA (15x15)                                                                                                                                                       |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/microchip-technology/at91sam9261-cj-999">https://www.e-xfl.com/product-detail/microchip-technology/at91sam9261-cj-999</a> |

- **Advanced Interrupt Controller (AIC)**
  - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
  - Three External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected
- **Debug Unit (DBGU)**
  - 2-wire USART and support for Debug Communication Channel, Programmable ICE Access Prevention
  - Mode for General Purpose Two-wire UART Serial Communication
- **Periodic Interval Timer (PIT)**
  - 20-bit Interval Timer plus 12-bit Interval Counter
- **Watchdog Timer (WDT)**
  - Key Protected, Programmable Only Once, Windowed 12-bit Counter, Running at Slow Clock
- **Real-Time Timer (RTT)**
  - 32-bit Free-running Backup Counter Running at Slow Clock
- **Three 32-bit Parallel Input/Output Controllers (PIO) PIOA, PIOB and PIOC**
  - 96 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
  - Input Change Interrupt Capability on Each I/O Line
  - Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output
- **Nineteen Peripheral DMA (PDC) Channels**
- **Multimedia Card Interface (MCI)**
  - SDCard and MultiMediaCard™ Compliant
  - Automatic Protocol Control and Fast Automatic Data Transfers with PDC, MMC and SDCard Compliant
- **Three Synchronous Serial Controllers (SSC)**
  - Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
  - I<sup>2</sup>S Analog Interface Support, Time Division Multiplex Support
  - High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
- **Three Universal Synchronous/Asynchronous Receiver Transmitters (USART)**
  - Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation
  - Support for ISO7816 T0/T1 Smart Card, Hardware and Software Handshaking, RS485 Support
- **Two Master/Slave Serial Peripheral Interface (SPI)**
  - 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
- **One Three-channel 16-bit Timer/Counters (TC)**
  - Three External Clock Inputs, Two multi-purpose I/O Pins per Channel
  - Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
- **Two-wire Interface (TWI)**
  - Master Mode Support, All Two-wire Atmel EEPROMs Supported
- **IEEE® 1149.1 JTAG Boundary Scan on All Digital Pins**
- **Required Power Supplies:**
  - 1.08V to 1.32V for VDDCORE and VDDBU
  - 3.0V to 3.6V for VDDOSC and for VDDPLL
  - 2.7V to 3.6V for VDDIOP (Peripheral I/Os)
  - 1.65V to 1.95V and 3.0V to 3.6V for VDDIOM (Memory I/Os)
- **Available in a 217-ball LFBGA RoHS-compliant Package**

## 1. Description

The AT91SAM9261 is a complete system-on-chip built around the ARM926EJ-S ARM Thumb processor with an extended DSP instruction set and Jazelle Java accelerator. It achieves 210 MIPS at 190 MHz.


The AT91SAM9261 is an optimized host processor for applications with an LCD display. Its integrated LCD controller supports BW and up to 16M color, active and passive LCD displays. The 160 Kbyte integrated SRAM can be configured as a frame buffer minimizing the impact for LCD refresh on the overall processor performance. The External Bus Interface incorporates controllers for synchronous DRAM (SDRAM) and Static memories and features specific interface circuitry for CompactFlash and NAND Flash.

The AT91SAM9261 integrates a ROM-based Boot Loader supporting code shadowing from, for example, external DataFlash<sup>®</sup> into external SDRAM. The software controlled Power Management Controller (PMC) keeps system power consumption to a minimum by selectively enabling/disabling the processor and various peripherals and adjustment of the operating frequency.

The AT91SAM9261 also benefits from the integration of a wide range of debug features including JTAG-ICE, a dedicated UART debug channel (DBGU) and an embedded real time trace. This enables the development and debug of all applications, especially those with real-time constraints.

## 2. Block Diagram

Figure 2-1. AT91SAM9261 Block Diagram



**Table 3-1. Signal Description by Peripheral (Continued)**

| Signal Name                 | Function                       | Type   | Active Level | Comments                 |
|-----------------------------|--------------------------------|--------|--------------|--------------------------|
| <b>Reset/Test</b>           |                                |        |              |                          |
| NRST                        | Microcontroller Reset          | I/O    | Low          | Pull-up resistor         |
| TST                         | Test Mode Select               | Input  |              | Pull-down resistor.      |
| BMS                         | Boot Mode Select               | Input  |              |                          |
| <b>Debug Unit</b>           |                                |        |              |                          |
| DRXD                        | Debug Receive Data             | Input  |              |                          |
| DTXD                        | Debug Transmit Data            | Output |              |                          |
| <b>AIC</b>                  |                                |        |              |                          |
| IRQ0 - IRQ2                 | External Interrupt Inputs      | Input  |              |                          |
| FIQ                         | Fast Interrupt Input           | Input  |              |                          |
| <b>PIO</b>                  |                                |        |              |                          |
| PA0 - PA31                  | Parallel IO Controller A       | I/O    |              | Pulled-up input at reset |
| PB0 - PB31                  | Parallel IO Controller B       | I/O    |              | Pulled-up input at reset |
| PC0 - PC31                  | Parallel IO Controller C       | I/O    |              | Pulled-up input at reset |
| <b>EBI</b>                  |                                |        |              |                          |
| D0 - D31                    | Data Bus                       | I/O    |              | Pulled-up input at reset |
| A0 - A25                    | Address Bus                    | Output |              | 0 at reset               |
| NWAIT                       | External Wait Signal           | Input  | Low          |                          |
| <b>SMC</b>                  |                                |        |              |                          |
| NCS0 - NCS7                 | Chip Select Lines              | Output | Low          |                          |
| NWR0 - NWR3                 | Write Signal                   | Output | Low          |                          |
| NRD                         | Read Signal                    | Output | Low          |                          |
| NWE                         | Write Enable                   | Output | Low          |                          |
| NBS0 - NBS3                 | Byte Mask Signal               | Output | Low          |                          |
| <b>CompactFlash Support</b> |                                |        |              |                          |
| CFCE1 - CFCE2               | CompactFlash Chip Enable       | Output | Low          |                          |
| CFOE                        | CompactFlash Output Enable     | Output | Low          |                          |
| CFWE                        | CompactFlash Write Enable      | Output | Low          |                          |
| CFIOR                       | CompactFlash IO Read           | Output | Low          |                          |
| CFIOW                       | CompactFlash IO Write          | Output | Low          |                          |
| CFRNW                       | CompactFlash Read Not Write    | Output |              |                          |
| CFCS0 - CFCS1               | CompactFlash Chip Select Lines | Output | Low          |                          |
| <b>NAND Flash Support</b>   |                                |        |              |                          |
| NANDOE                      | NAND Flash Output Enable       | Output | Low          |                          |
| NANDWE                      | NAND Flash Write Enable        | Output | Low          |                          |
| NANDCS                      | NAND Flash Chip Select         | Output | Low          |                          |

**Table 3-1.** Signal Description by Peripheral (Continued)

| Signal Name                                        | Function                     | Type   | Active Level | Comments |
|----------------------------------------------------|------------------------------|--------|--------------|----------|
| <b>SDRAM Controller</b>                            |                              |        |              |          |
| SDCK                                               | SDRAM Clock                  | Output |              |          |
| SDCKE                                              | SDRAM Clock Enable           | Output | High         |          |
| SDCS                                               | SDRAM Controller Chip Select | Output | Low          |          |
| BA0 - BA1                                          | Bank Select                  | Output |              |          |
| SDWE                                               | SDRAM Write Enable           | Output | Low          |          |
| RAS - CAS                                          | Row and Column Signal        | Output | Low          |          |
| SDA10                                              | SDRAM Address 10 Line        | Output |              |          |
| <b>Multimedia Card Interface</b>                   |                              |        |              |          |
| MCKK                                               | Multimedia Card Clock        | Output |              |          |
| MCCDA                                              | Multimedia Card A Command    | I/O    |              |          |
| MCDA0 - MCDA3                                      | Multimedia Card A Data       | I/O    |              |          |
| <b>USART</b>                                       |                              |        |              |          |
| SCK0 - SCK2                                        | Serial Clock                 | I/O    |              |          |
| TXD0 - TXD2                                        | Transmit Data                | Output |              |          |
| RXD0 - RXD2                                        | Receive Data                 | Input  |              |          |
| RTS0 - RTS2                                        | Request To Send              | Output |              |          |
| CTS0 - CTS2                                        | Clear To Send                | Input  |              |          |
| <b>Synchronous Serial Controller</b>               |                              |        |              |          |
| TD0 - TD2                                          | Transmit Data                | Output |              |          |
| RD0 - RD2                                          | Receive Data                 | Input  |              |          |
| TK0 - TK2                                          | Transmit Clock               | I/O    |              |          |
| RK0 - RK2                                          | Receive Clock                | I/O    |              |          |
| TF0 - TF2                                          | Transmit Frame Sync          | I/O    |              |          |
| RF0 - RF2                                          | Receive Frame Sync           | I/O    |              |          |
| <b>Timer/Counter</b>                               |                              |        |              |          |
| TCLK0 - TCLK2                                      | External Clock Input         | Input  |              |          |
| TIOA0 - TIOA2                                      | I/O Line A                   | I/O    |              |          |
| TIOB0 - TIOB2                                      | I/O Line B                   | I/O    |              |          |
| <b>SPI</b>                                         |                              |        |              |          |
| SPI0_MISO - SPI1_MISO                              | Master In Slave Out          | I/O    |              |          |
| SPI0_MOSI - SPI1_MOSI                              | Master Out Slave In          | I/O    |              |          |
| SPI0_SPCK - SPI1_SPCK                              | SPI Serial Clock             | I/O    |              |          |
| SPI0_NPCS0, SPI1_NPCS0                             | SPI Peripheral Chip Select 0 | I/O    | Low          |          |
| SPI0_NPCS1 - SPI0_NPCS3<br>SPI1_NPCS1 - SPI1_NPCS3 | SPI Peripheral Chip Select   | Output | Low          |          |

**Table 3-1.** Signal Description by Peripheral (Continued)

| Signal Name               | Function                       | Type   | Active Level | Comments |
|---------------------------|--------------------------------|--------|--------------|----------|
| <b>Two-Wire Interface</b> |                                |        |              |          |
| TWD                       | Two-wire Serial Data           | I/O    |              |          |
| TWCK                      | Two-wire Serial Clock          | I/O    |              |          |
| <b>LCD Controller</b>     |                                |        |              |          |
| LCDD0 - LCDD23            | LCD Data Bus                   | Output |              |          |
| LCDVSYNC                  | LCD Vertical Synchronization   | Output |              |          |
| LCDHSYNC                  | LCD Horizontal Synchronization | Output |              |          |
| LCDDOTCK                  | LCD Dot Clock                  | Output |              |          |
| LCDDEN                    | LCD Data Enable                | Output |              |          |
| LCDDCC                    | LCD Contrast Control           | Output |              |          |
| <b>USB Device Port</b>    |                                |        |              |          |
| DDM                       | USB Device Port Data -         | Analog |              |          |
| DDP                       | USB Device Port Data +         | Analog |              |          |
| <b>USB Host Port</b>      |                                |        |              |          |
| HDMA                      | USB Host Port A Data -         | Analog |              |          |
| HDPB                      | USB Host Port A Data +         | Analog |              |          |
| HDMB                      | USB Host Port B Data -         | Analog |              |          |
| HDPB                      | USB Host Port B Data +         | Analog |              |          |

## 4.2 Pinout

**Table 4-1.** AT91SAM9261 Pinout for 217-ball LFBGA Package <sup>(1)</sup>

| Pin | Signal Name  | Pin | Signal Name     | Pin | Signal Name | Pin | Signal Name |
|-----|--------------|-----|-----------------|-----|-------------|-----|-------------|
| A1  | A19          | D5  | VDDCORE         | J14 | VDDIOP      | P17 | PA20        |
| A2  | A16/BA0      | D6  | A10             | J15 | PB9         | R1  | PC19        |
| A3  | A14          | D7  | A5              | J16 | PB6         | R2  | PC21        |
| A4  | A12          | D8  | A0/NBS0         | J17 | PB4         | R3  | GND         |
| A5  | A9           | D9  | SHDN            | K1  | D6          | R4  | PC27        |
| A6  | A6           | D10 | NC              | K2  | D8          | R5  | PC29        |
| A7  | A3           | D11 | VDDIOP          | K3  | D10         | R6  | PC4         |
| A8  | A2           | D12 | PB29            | K4  | D7          | R7  | PC8         |
| A9  | NC           | D13 | PB28            | K8  | GND         | R8  | PC12        |
| A10 | XOUT32       | D14 | PB23            | K9  | GND         | R9  | PC14        |
| A11 | XIN32        | D15 | PB20            | K10 | GND         | R10 | VDDPLL      |
| A12 | DDP          | D16 | PB17            | K14 | VDDCORE     | R11 | PA0         |
| A13 | HDPB         | D17 | TCK             | K15 | PB3/BMS     | R12 | PA7         |
| A14 | HDMA         | E1  | NWR1/NBS1/CFIOR | K16 | PB1         | R13 | PA10        |
| A15 | PB27         | E2  | NWR0/NWE/CFWE   | K17 | PB2         | R14 | PA13        |
| A16 | GND          | E3  | NRD/CFOE        | L1  | D9          | R15 | PA17        |
| A17 | PB24         | E4  | SDA10           | L2  | D11         | R16 | GND         |
| B1  | A20          | E14 | PB22            | L3  | D12         | R17 | PA18        |
| B2  | A18          | E15 | PB18            | L4  | VDDIOM      | T1  | PC20        |
| B3  | A15          | E16 | PB15            | L14 | PA30        | T2  | PC23        |
| B4  | A13          | E17 | TDI             | L15 | PA27        | T3  | PC26        |
| B5  | A11          | F1  | SDCKE           | L16 | PA31        | T4  | PC2         |
| B6  | A7           | F2  | RAS             | L17 | PB0         | T5  | VDDIOP      |
| B7  | A4           | F3  | NWR3/NBS3/CFIOW | M1  | D13         | T6  | PC5         |
| B8  | A1/NBS2/NWR2 | F4  | NCS0            | M2  | D15         | T7  | PC9         |
| B9  | VDDDBU       | F14 | PB16            | M3  | PC18        | T8  | PC10        |
| B10 | JTAGSEL      | F15 | NRST            | M4  | VDDCORE     | T9  | PC15        |
| B11 | WKUP         | F16 | TDO             | M14 | PA25        | T10 | VDDOSC      |
| B12 | DDM          | F17 | NTRST           | M15 | PA26        | T11 | GNDOSC      |
| B13 | PB31         | G1  | D0              | M16 | PA28        | T12 | PA1         |
| B14 | HDMA         | G2  | D1              | M17 | PA29        | T13 | PA4         |
| B15 | PB26         | G3  | SDWE            | N1  | D14         | T14 | PA6         |
| B16 | PB25         | G4  | NCS3/NANDCS     | N2  | PC17        | T15 | PA8         |
| B17 | PB19         | G14 | PB14            | N3  | PC31        | T16 | PA11        |
| C1  | A22          | G15 | PB12            | N4  | VDDIOM      | T17 | PA14        |
| C2  | A21          | G16 | PB11            | N14 | PA22        | U1  | PC25        |
| C3  | VDDIOM       | G17 | PB8             | N15 | PA21        | U2  | PC0         |
| C4  | A17/BA1      | H1  | D2              | N16 | PA23        | U3  | PC3         |
| C5  | VDDIOM       | H2  | D3              | N17 | PA24        | U4  | GND         |
| C6  | A8           | H3  | VDDIOM          | P1  | PC16        | U5  | PC6         |
| C7  | GND          | H4  | SDCK            | P2  | PC30        | U6  | VDDIOP      |
| C8  | VDDIOM       | H8  | GND             | P3  | PC22        | U7  | GND         |
| C9  | GNDDBU       | H9  | GND             | P4  | PC24        | U8  | PC13        |
| C10 | TST          | H10 | GND             | P5  | PC28        | U9  | PLLRCB      |
| C11 | GND          | H14 | PB10            | P6  | PC1         | U10 | PLLRCA      |
| C12 | HDPB         | H15 | PB13            | P7  | PC7         | U11 | XIN         |
| C13 | PB30         | H16 | PB7             | P8  | PC11        | U12 | XOUT        |
| C14 | NC           | H17 | PB5             | P9  | GNDPLL      | U13 | PA2         |
| C15 | VDDIOP       | J1  | D4              | P10 | PA3         | U14 | PA5         |
| C16 | PB21         | J2  | D5              | P11 | VDDIOP      | U15 | PA12        |
| C17 | TMS          | J3  | GND             | P12 | VDDCORE     | U16 | PA9         |
| D1  | NCS2         | J4  | CAS             | P13 | PA15        | U17 | RTCK        |
| D2  | NCS1/SDCS    | J8  | GND             | P14 | PA16        |     |             |
| D3  | GND          | J9  | GND             | P15 | VDDIOP      |     |             |
| D4  | VDDIOM       | J10 | GND             | P16 | PA19        |     |             |

Note: 1. Shaded cells define the pins powered by VDDIOM.



## 6.2 Test Pin

The TST pin is used for manufacturing test purposes when asserted high. It integrates a permanent pull-down resistor of about 15 k $\Omega$  to GNDBU, so that it can be left unconnected for normal operations. Driving this line at a high level leads to unpredictable results.

## 6.3 Reset Pin

NRST is an open-drain output integrating a non-programmable pull-up resistor. It can be driven with voltage at up to VDDIOP. As the product integrates power-on reset cells, the NRST pin can be left unconnected in case no reset from the system needs to be applied to the product.

The NRST pin integrates a permanent pull-up resistor of 100 k $\Omega$  minimum to VDDIOP.

The NRST signal is inserted in the Boundary Scan.

## 6.4 PIO Controller A, B and C Lines

All the I/O lines PA0 to PA31, PB0 to PB31, and PC0 to PC31 integrate a programmable pull-up resistor of 100 k $\Omega$ . Programming of this pull-up resistor is performed independently for each I/O line through the PIO Controllers.

After reset, all the I/O lines default as inputs with pull-up resistors enabled, except those which are multiplexed with the External Bus Interface signals that require to be enabled as Peripherals at reset. This is explicitly indicated in the column "Reset State" of the PIO Controller multiplexing tables.

## 6.5 Shutdown Logic Pins

The SHDN pin is an output only, driven by Shutdown Controller.

The pin WKUP is an input only. It can accept voltages only between 0V and VDDBU.

## 7.2 Debug and Test Features


- Integrated Embedded In-circuit Emulator Real-Time
  - Two real-time Watchpoint Units
  - Two Independent Registers: Debug Control Register and Debug Status Register
  - Test Access Port Accessible through JTAG Protocol
  - Debug Communications Channel
- Debug Unit
  - Two-pin UART
  - Debug Communication Channel Interrupt Handling
  - Chip ID Register
- Embedded Trace Macrocell: ETM9™
  - Medium+ Level Implementation
  - Half-rate Clock Mode
  - Four Pairs of Address Comparators
  - Two Data Comparators
  - Eight Memory Map Decoder Inputs
  - Two 16-bit Counters
  - One 3-stage Sequencer
  - One 45-byte FIFO
- IEEE1149.1 JTAG Boundary-scan on All Digital Pins

## 7.3 Bus Matrix

- Five Masters and Five Slaves handled
  - Handles Requests from the ARM926EJ-S, USB Host Port, LCD Controller and the Peripheral DMA Controller to internal ROM, internal SRAM, EBI, APB, LCD Controller and USB Host Port.
  - Round-Robin Arbitration (three modes supported: no default master, last accessed default master, fixed default master)
  - Burst Breaking with Slot Cycle Limit
- One Address Decoder Provided per Master
  - Three different slaves may be assigned to each decoded memory area: one for internal boot, one for external boot, one after remap.
- Boot Mode Select Option
  - Non-volatile Boot Memory can be Internal or External.
  - Selection is made by BMS pin sampled at reset.
- Remap Command
  - Allows Remapping of an Internal SRAM in Place of the Boot Non-Volatile Memory
  - Allows Handling of Dynamic Exception Vectors

## 8. Memories

**Figure 8-1. AT91SAM9261 Memory Mapping**



The memory blocks assigned to SRAM A, SRAM B and SRAM C areas are not contiguous and when the user dynamically changes the Internal SRAM configuration, the new 16 Kbyte block organization may affect the previous configuration from a software point of view.

Table 8-5 illustrates different configurations and the related 16 Kbyte blocks (RB0 to RB9) assignments.

**Table 8-5.** 16 Kbyte Block Allocation

| Decoded Area           | Address     | Configuration Examples and Related 16 Kbyte Block Assignments       |                                                         |                                                         |                                                          |
|------------------------|-------------|---------------------------------------------------------------------|---------------------------------------------------------|---------------------------------------------------------|----------------------------------------------------------|
|                        |             | ITCM = 0 Kbyte<br>DTCM = 0 Kbyte<br>AHB = 160 Kbytes <sup>(1)</sup> | ITCM = 64 Kbytes<br>DTCM = 64 Kbytes<br>AHB = 32 Kbytes | ITCM = 32 Kbytes<br>DTCM = 64 Kbytes<br>AHB = 64 Kbytes | ITCM = 32 Kbytes<br>DTCM = 16 Kbytes<br>AHB = 112 Kbytes |
| Internal SRAM A (ITCM) | 0x0010 0000 |                                                                     | RB3                                                     | RB3                                                     | RB3                                                      |
|                        | 0x0010 4000 |                                                                     | RB2                                                     | RB2                                                     | RB2                                                      |
|                        | 0x0010 8000 |                                                                     | RB1                                                     |                                                         |                                                          |
|                        | 0x0010 C000 |                                                                     | RB0                                                     |                                                         |                                                          |
| Internal SRAM B (DTCM) | 0x0020 0000 |                                                                     | RB7                                                     | RB7                                                     | RB7                                                      |
|                        | 0x0020 4000 |                                                                     | RB6                                                     | RB6                                                     |                                                          |
|                        | 0x0020 8000 |                                                                     | RB5                                                     | RB5                                                     |                                                          |
|                        | 0x0020 C000 |                                                                     | RB4                                                     | RB4                                                     |                                                          |
| Internal SRAM C (AHB)  | 0x0030 0000 | RB9                                                                 | RB9                                                     | RB9                                                     | RB9                                                      |
|                        | 0x0030 4000 | RB8                                                                 | RB8                                                     | RB8                                                     | RB8                                                      |
|                        | 0x0030 8000 | RB7                                                                 |                                                         | RB1                                                     | RB6                                                      |
|                        | 0x0030 C000 | RB6                                                                 |                                                         | RB0                                                     | RB5                                                      |
|                        | 0x0031 0000 | RB5                                                                 |                                                         |                                                         | RB4                                                      |
|                        | 0x0031 4000 | RB4                                                                 |                                                         |                                                         | RB1                                                      |
|                        | 0x0031 8000 | RB3                                                                 |                                                         |                                                         | RB0                                                      |
|                        | 0x0031 C000 | RB2                                                                 |                                                         |                                                         |                                                          |
|                        | 0x0032 0000 | RB1                                                                 |                                                         |                                                         |                                                          |
|                        | 0x0032 4000 | RB0                                                                 |                                                         |                                                         |                                                          |

Note: 1. Configuration after reset.

## 8.1.1.2 Internal ROM

The AT91SAM9261 integrates a 32 Kbyte Internal ROM mapped at address 0x0040 0000. It is also accessible at address 0x0 after reset and before remap if the BMS is tied high during reset.

## 8.1.1.3 USB Host Port

The AT91SAM9261 integrates a USB Host Port Open Host Controller Interface (OHCI). The registers of this interface are directly accessible on the AHB Bus and are mapped like a standard internal memory at address 0x0050 0000.

## 8.1.1.4 LCD Controller

The AT91SAM9261 integrates an LCD Controller. The interface is directly accessible on the AHB Bus and is mapped like a standard internal memory at address 0x0060 0000.

## 9. System Controller

The System Controller manages all vital blocks of the microcontroller: interrupts, clocks, power, time, debug and reset.


The System Peripherals are all mapped within the highest 6 Kbytes of address space, between addresses 0xFFFF EA00 and 0xFFFF FFFF. Each peripheral has an address space of 256 or 512 Bytes, representing 64 or 128 registers.

[Figure 9-1 on page 23](#) shows the System Controller block diagram.

[Figure 8-1 on page 16](#) shows the mapping of the User Interfaces of the System Controller peripherals.

## 9.1 Block Diagram

**Figure 9-1.** System Controller Block Diagram



- Offers visibility of COMMRX and COMMTX signals from the ARM Processor
- Chip ID Registers
  - Identification of the device revision, sizes of the embedded memories, set of peripherals
- ICE Access prevention
  - Enables software to prevent system access through the ARM Processor's ICE
  - Prevention is made by asserting the NTRST line of the ARM Processor's ICE

## 9.12 PIO Controllers

- Three PIO Controllers, each controlling up to 32 programmable I/O Lines
  - PIOA has 32 I/O Lines
  - PIOB has 32 I/O Lines
  - PIOC has 32 I/O Lines
- Fully programmable through Set/Clear Registers
- Multiplexing of two peripheral functions per I/O Line
- For each I/O Line (whether assigned to a peripheral or used as general-purpose I/O)
  - Input change interrupt
  - Glitch filter
  - Multi-drive option enables driving in open drain
  - Programmable pull up on each I/O line
  - Pin data status register, supplies visibility of the level on the pin at any time
- Synchronous output, provides Set and Clear of several I/O lines in a single write

- using the three Timer Counter channels' outputs and trigger inputs
- using the SSC2

#### 10.3.1.5 *NAND Flash Interface*

Using the NAND Flash interface prevents:

- using NCS3, NCS6 and NCS7 to access other parallel devices

#### 10.3.1.6 *Compact Flash Interface*

Using the CompactFlash interface prevents:

- using NCS4 and/or NCS5 to access other parallel devices

#### 10.3.1.7 *SPI0 and the MultiMedia Card Interface*

As the DataFlash Card is compatible with the SDCard, it is useful to multiplex SPI and MCI. Here, the SPI0 signal is multiplexed with the MCI.

#### 10.3.1.8 *USARTs*

- Using the USART1 and USART2 control signals prevents using the ETM.
- Alternatively, using USART0 with its control signals prevents using some clock outputs and interrupt lines.

#### 10.3.1.9 *Clock Outputs*

- Using the clock outputs multiplexed with the PIO A prevents using the Debug Unit and/or the Two Wire Interface.
- Alternatively, using the second implementation of the clock outputs prevents using the LCD Controller Interface and/or USART0.

#### 10.3.1.10 *Interrupt Lines*

- Using FIQ prevents using the USART0 control signals.
- Using IRQ0 prevents using the NWAIT EBI signal.
- Using the IRQ1 and/or IRQ2 prevents using the SPI1.



## 10.3.2 PIO Controller A Multiplexing

**Table 10-2.** Multiplexing on PIO Controller A

| PIO Controller A |              |              |          |             | Application Usage |          |          |
|------------------|--------------|--------------|----------|-------------|-------------------|----------|----------|
| I/O Line         | Peripheral A | Peripheral B | Comments | Reset State | Power Supply      | Function | Comments |
| PA0              | SPI0_MISO    | MCDA0        |          | I/O         | VDDIOP            |          |          |
| PA1              | SPI0_MOSI    | MCCDA        |          | I/O         | VDDIOP            |          |          |
| PA2              | SPI0_SPCK    | MCCK         |          | I/O         | VDDIOP            |          |          |
| PA3              | SPI0_NPCS0   |              |          | I/O         | VDDIOP            |          |          |
| PA4              | SPI0_NPCS1   | MCDA1        |          | I/O         | VDDIOP            |          |          |
| PA5              | SPI0_NPCS2   | MCDA2        |          | I/O         | VDDIOP            |          |          |
| PA6              | SPI0_NPCS3   | MCDA3        |          | I/O         | VDDIOP            |          |          |
| PA7              | TWD          | PCK0         |          | I/O         | VDDIOP            |          |          |
| PA8              | TWCK         | PCK1         |          | I/O         | VDDIOP            |          |          |
| PA9              | DRXD         | PCK2         |          | I/O         | VDDIOP            |          |          |
| PA10             | DTXD         | PCK3         |          | I/O         | VDDIOP            |          |          |
| PA11             | TSYNC        | SCK1         |          | I/O         | VDDIOP            |          |          |
| PA12             | TCLK         | RTS1         |          | I/O         | VDDIOP            |          |          |
| PA13             | TPS0         | CTS1         |          | I/O         | VDDIOP            |          |          |
| PA14             | TPS1         | SCK2         |          | I/O         | VDDIOP            |          |          |
| PA15             | TPS2         | RTS2         |          | I/O         | VDDIOP            |          |          |
| PA16             | TPK0         | CTS2         |          | I/O         | VDDIOP            |          |          |
| PA17             | TPK1         | TF1          |          | I/O         | VDDIOP            |          |          |
| PA18             | TPK2         | TK1          |          | I/O         | VDDIOP            |          |          |
| PA19             | TPK3         | TD1          |          | I/O         | VDDIOP            |          |          |
| PA20             | TPK4         | RD1          |          | I/O         | VDDIOP            |          |          |
| PA21             | TPK5         | RK1          |          | I/O         | VDDIOP            |          |          |
| PA22             | TPK6         | RF1          |          | I/O         | VDDIOP            |          |          |
| PA23             | TPK7         | RTS0         |          | I/O         | VDDIOP            |          |          |
| PA24             | TPK8         | SPI1_NPCS1   |          | I/O         | VDDIOP            |          |          |
| PA25             | TPK9         | SPI1_NPCS2   |          | I/O         | VDDIOP            |          |          |
| PA26             | TPK10        | SPI1_NPCS3   |          | I/O         | VDDIOP            |          |          |
| PA27             | TPK11        | SPI0_NPCS1   |          | I/O         | VDDIOP            |          |          |
| PA28             | TPK12        | SPI0_NPCS2   |          | I/O         | VDDIOP            |          |          |
| PA29             | TPK13        | SPI0_NPCS3   |          | I/O         | VDDIOP            |          |          |
| PA30             | TPK14        | A23          |          | A23         | VDDIOP            |          |          |
| PA31             | TPK15        | A24          |          | A24         | VDDIOP            |          |          |

## 10.3.4 PIO Controller C Multiplexing

**Table 10-4.** Multiplexing on PIO Controller C

| PIO Controller C |              |              |          |             | Application Usage |          |          |
|------------------|--------------|--------------|----------|-------------|-------------------|----------|----------|
| I/O Line         | Peripheral A | Peripheral B | Comments | Reset State | Power Supply      | Function | Comments |
| PC0              | NANDOE       | NCS6         |          | I/O         | VDDIOP            |          |          |
| PC1              | NANDWE       | NCS7         |          | I/O         | VDDIOP            |          |          |
| PC2              | NWAIT        | IRQ0         |          | I/O         | VDDIOP            |          |          |
| PC3              | A25/CFRNV    |              |          | A25         | VDDIOP            |          |          |
| PC4              | NCS4/CFCS0   |              |          | I/O         | VDDIOP            |          |          |
| PC5              | NCS5/CFCS1   |              |          | I/O         | VDDIOP            |          |          |
| PC6              | CFCE1        |              |          | I/O         | VDDIOP            |          |          |
| PC7              | CFCE2        |              |          | I/O         | VDDIOP            |          |          |
| PC8              | TXD0         | PCK2         |          | I/O         | VDDIOP            |          |          |
| PC9              | RXD0         | PCK3         |          | I/O         | VDDIOP            |          |          |
| PC10             | RTS0         | SCK0         |          | I/O         | VDDIOP            |          |          |
| PC11             | CTS0         | FIQ          |          | I/O         | VDDIOP            |          |          |
| PC12             | TXD1         | NCS6         |          | I/O         | VDDIOP            |          |          |
| PC13             | RXD1         | NCS7         |          | I/O         | VDDIOP            |          |          |
| PC14             | TXD2         | SPI1_NPCS2   |          | I/O         | VDDIOP            |          |          |
| PC15             | RXD2         | SPI1_NPCS3   |          | I/O         | VDDIOP            |          |          |
| PC16             | D16          | TCLK0        |          | I/O         | VDDIOM            |          |          |
| PC17             | D17          | TCLK1        |          | I/O         | VDDIOM            |          |          |
| PC18             | D18          | TCLK2        |          | I/O         | VDDIOM            |          |          |
| PC19             | D19          | TIOA0        |          | I/O         | VDDIOM            |          |          |
| PC20             | D20          | TIOB0        |          | I/O         | VDDIOM            |          |          |
| PC21             | D21          | TIOA1        |          | I/O         | VDDIOM            |          |          |
| PC22             | D22          | TIOB1        |          | I/O         | VDDIOM            |          |          |
| PC23             | D23          | TIOA2        |          | I/O         | VDDIOM            |          |          |
| PC24             | D24          | TIOB2        |          | I/O         | VDDIOM            |          |          |
| PC25             | D25          | TF2          |          | I/O         | VDDIOM            |          |          |
| PC26             | D26          | TK2          |          | I/O         | VDDIOM            |          |          |
| PC27             | D27          | TD2          |          | I/O         | VDDIOM            |          |          |
| PC28             | D28          | RD2          |          | I/O         | VDDIOM            |          |          |
| PC29             | D29          | RK2          |          | I/O         | VDDIOM            |          |          |
| PC30             | D30          | RF2          |          | I/O         | VDDIOM            |          |          |
| PC31             | D31          | PCK1         |          | I/O         | VDDIOM            |          |          |

## 10.5 Static Memory Controller

- External memory mapping, 256 Mbyte address space per Chip Select Line
- Up to Eight Chip Select Lines
- 8-, 16- or 32-bit Data Bus
- Multiple Access Modes supported
  - Byte Write or Byte Select Lines
  - Asynchronous read in Page Mode supported (4- up to 32-byte page size)
- Multiple device adaptability
  - Compliant with LCD Module
  - Control signal programmable setup, pulse and hold time for each Memory Bank
- Multiple Wait State Management
  - Programmable Wait State Generation
  - External Wait Request
  - Programmable Data Float Time
- Slow Clock Mode Supported

## 10.6 SDRAM Controller

- Supported Devices
  - Standard and Low Power SDRAM (Mobile SDRAM)
- Numerous configurations supported
  - 2K, 4K, 8K Row Address Memory Parts
  - SDRAM with two or four Internal Banks
  - SDRAM with 16- or 32-bit Data Path
- Programming Facilities
  - Word, half-word, byte access
  - Automatic page break when Memory Boundary has been reached
  - Multibank Ping-pong Access
  - Timing parameters specified by software
  - Automatic refresh operation, refresh rate is programmable
- Energy-saving Capabilities
  - Self-refresh, power down and deep power down modes supported
- Error detection
  - Refresh Error Interrupt
- SDRAM Power-up Initialization by software
- CAS Latency of 1, 2 and 3 supported
- Auto Precharge Command not used

## 10.7 Serial Peripheral Interface

- Supports communication with serial external devices
  - Four chip selects with external decoder support allow communication with up to fifteen peripherals
  - Serial memories, such as DataFlash and 3-wire EEPROMs
  - Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
  - External co-processors
- Master or slave serial peripheral bus interface
  - 8- to 16-bit programmable data length per chip select
  - Programmable phase and polarity per chip select
  - Programmable transfer delays between consecutive transfers and between clock and data per chip select
  - Programmable delay between consecutive transfers
  - Selectable mode fault detection
- Very fast transfers supported
  - Transfers with baud rates up to MCK
  - The chip select line may be left active to speed up transfers on the same device

## 10.8 Two-wire Interface

- Compatibility with standard two-wire serial memory
- One, two or three bytes for slave address
- Sequential read/write operations

## 10.9 USART

- Programmable Baud Rate Generator
- 5- to 9-bit full-duplex synchronous or asynchronous serial communications
  - 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
  - Parity generation and error detection
  - Framing error detection, overrun error detection
  - MSB- or LSB-first
  - Optional break generation and detection
  - By-8 or by-16 over-sampling receiver frequency
  - Hardware handshaking RTS-CTS
  - Receiver time-out and transmitter timeguard
  - Optional Multi-drop Mode with address generation and detection
- RS485 with driver control signal
- ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
  - NACK handling, error counter with repetition and iteration limit
- IrDA modulation and demodulation
  - Communication at up to 115.2 Kbps

**Table 13-1.** Revision History (Continued)

| Doc. Rev.                                                                               | Source   | Comments                                                                                                                                                                                     |
|-----------------------------------------------------------------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6062KS                                                                                  | 5846     | In <b>Features</b> , on page 2<br>Debug Unit (DBGU) updated                                                                                                                                  |
|                                                                                         | 5932     | <a href="#">Section 10.9 “USART”</a> , manchester encoding option is not available.                                                                                                          |
| 6062L  | 5424/rfo | <a href="#">Section 8.1.2.1 “BMS = 1, Boot on Embedded ROM”</a> , updated.<br><a href="#">Section 12. “Ordering Information”</a> ,<br>updated with ordering information for chip revision B. |
|                                                                                         |          |                                                                                                                                                                                              |