

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	LINbus, SCI, SPI
Peripherals	POR, PWM
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc908ey8avfje

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



B.2.3	Internal Clock Generator Module (ICG)	. 288
B.2.4	Keyboard Interface Module (KBI)	. 288
B.2.5	Analog-to-Digital Converter Module (ADC)	. 288
B.3	Monitor Mode	. 289
B.3.1	Monitor Extended Security	. 289
B.3.2	Zeroes in Security Bytes	. 289
B.3.3	Forced Monitor Mode Baud Rate	. 289
B.4	Monitor ROM FLASH Programming Routines	. 289
B.4.1	Erase	. 289
B.4.2	Program.	. 290



## 2.6.4 FLASH Program/Read Operation

Programming of the FLASH memory is done on a row basis. A row consists of 32 consecutive bytes starting from addresses \$XX00, \$XX20, \$XX40, \$XX60, \$XX80, \$XXA0, \$XXC0, and \$XXE0. Use this step-by-step procedure to program a row of FLASH memory (Figure 2-4 is a flowchart representation).

#### NOTE

To avoid program disturbs, the row must be erased before any byte on that row is programmed.

- 1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
- 2. Read from the FLASH block protect register.
- 3. Write any data to any FLASH address within the row address range desired.
- 4. Wait for a time,  $t_{NVS}$  (minimum of 10  $\mu$ s).
- 5. Set the HVEN bit.
- 6. Wait for a time,  $t_{PGS}$  (minimum of 5  $\mu$ s).
- 7. Write data to the FLASH address<sup>(1)</sup> to be programmed.
- 8. Wait for a time,  $t_{PROG}$  (minimum of 30  $\mu$ s).
- 9. Repeat steps 7 and 8 until all the bytes within the row are programmed.
- 10. Clear the PGM bit.<sup>(1)</sup>
- 11. Wait for a time,  $t_{NVH}$  (minimum of 5  $\mu$ s).
- 12. Clear the HVEN bit.
- 13. After a time,  $t_{RCV}$  (minimum of 1  $\mu$ s), the memory can be accessed in read mode again.

This program sequence is repeated throughout the memory until all data is programmed.

#### NOTE

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order shown, other unrelated operations may occur between the steps. Do not exceed  $t_{PROG}$  maximum.

<sup>1.</sup> The time between each FLASH address change, or the time between the last FLASH address programmed to clearing the PGM bit, must not exceed the maximum programming time, t<sub>PROG</sub> maximum.



#### ESCISEL — ESCI Pin Selection Bit

ESCISEL is used to select the pins to be used as ESCI pins when the ESCI is enabled. For more information on the ESCI, see Chapter 13 Enhanced Serial Communications Interface (ESCI) Module.

- 1 = TxD on PTA2 RxD on PTA3 0 = TxD on PTE0 — RxD on PTE1
- 0 = 1xD on PIE0 RxD on PIE1

#### SPISEL — SPI Pin Selection Bit

SPISEL is used to select the pins to be used as SPI pins when the SPI is enabled. For more information on the SPI, see Chapter 15 Serial Peripheral Interface (SPI) Module.

- 1 = MISO on PTB3 MOSI on PTB4 SPSCK on PTB5  $\overline{SS}$  on PTC2
- 0 = MISO on PTC0 MOSI on PTC1 SPSCK on PTA5  $\overline{SS}$  on PTA6



#### 8.4.4.1 Digitally Controlled Oscillator

The digitally controlled oscillator (DCO) is an inaccurate oscillator which generates the internal clock (ICLK), whose clock period is dependent on the digital loop filter outputs (DSTG[7:0] and DDIV[3:0]). Because of the digital nature of the DCO, the clock period of ICLK will change in quantized steps. This will create a clock period difference or quantization error (Q-ERR) from one cycle to the next. Over several cycles or for longer periods, this error is divided out until it reaches a minimum error of 0.202 percent to 0.368 percent. The dependence of this error on the DDIV[3:0] value and the number of cycles the error is measured over is shown in Table 8-2.

#### 8.4.4.2 Binary Weighted Divider

The binary weighted divider divides the output of the ring oscillator by a power of two, specified by the DCO divider control bits (DDIV[3:0]). DDIV maximizes at %1001 (values of %1010 through %1111 are interpreted as %1001), which corresponds to a divide by 512. When DDIV is %0000, the ring oscillator's output is divided by 1. Incrementing DDIV by one will double the period; decrementing DDIV will halve the period. The DLF cannot directly increment or decrement DDIV; DDIV is only incremented or decremented when an addition or subtraction to DSTG carries or borrows.

DDIV[3:0]	ICLK Cycles	Bus Cycles	τ <sub>ICLK</sub> Q-ERR
%0000 (min)	1	NA	6.45%-11.8%
%0000 (min)	4	1	1.61%-2.94%
%0000 (min)	≥ 32	≥ 8	0.202%-0.368%
%0001	1	NA	3.23%-5.88%
%0001	4	1	0.806%-1.47%
%0001	≥ 16	≥ 4	0.202%-0.368%
%0010	1	NA	1.61%-2.94%
%0010	4	1	0.403%-0.735%
%0010	≥ 8	≥ 2	0.202%-0.368%
%0011	1	NA	0.806%-1.47%
%0011	≥ 4	≥ 1	0.202%-0.368%
%0100	1	NA	0.403%-0.735%
%0100	≥ 2	≥ 1	0.202%-0.368%
%0101-%1001 (max)	≥ 1	≥ 1	0.202%-0.368%

#### Table 8-2. Quantization Error in ICLK

#### 8.4.4.3 Variable-Delay Ring Oscillator

The variable-delay ring oscillator's period is adjustable from 17 to 31 stage delays, in increments of two, based on the upper three DCO stage control bits (DSTG[7:5]). A DSTG[7:5] of %000 corresponds to 17 stage delays; DSTG[7:5] of %111 corresponds to 31 stage delays. Adjusting the DSTG[5] bit has a 6.45 percent to 11.8 percent effect on the output frequency. This also corresponds to the size correction made when the frequency error is greater than  $\pm$ 15 percent. The value of the binary weighted divider does not affect the relative change in output clock period for a given change in DSTG[7:5].





Figure 9-2. IRQ Interrupt Flowchart

The vector fetch or software clear and the return of the  $\overline{IRQ}$  pin to logic 1 can occur in any order. The interrupt request remains pending as long as the  $\overline{IRQ}$  pin is at logic 0. A reset will clear the latch and the MODE control bit, thereby clearing the interrupt even if the pin stays low.

If the MODE bit is clear, the IRQ pin is falling-edge sensitive only. With MODE clear, a vector fetch or software clear immediately clears the IRQ latch.

The IRQF bit in the ISCR register can be used to check for pending interrupts. The IRQF bit is not affected by the IMASK bit, which makes it useful in applications where polling is preferred.

Use the BIH or BIL instruction to read the logic level on the  $\overline{IRQ}$  pin.

#### NOTE

When using the level-sensitive interrupt trigger, avoid false interrupts by masking interrupt requests in the interrupt routine.



# 12.3 Port B

Port B is an 8-bit special-function port that shares all of its pins with the analog-to-digital converter (ADC) and some pin functions with TIMB.

Port B is designed so that the ADC function will take priority over the timer functionality on PTB6 and PTB7. If the ADC is selected for a conversion on a previously enabled timer pin, the port pin will be connected to the ADC and disconnected from the timer. If both the timer input capture and ADC functions are being used on the same port pin, it is recommended that the timer channel be disabled before the pin is enabled as an ADC input to avoid glitches. If both the timer output compare (or PWM) and ADC functions are being used on the same port pin, it is recommended that the timer channel be disabled before the pin is enabled as an ADC input to avoid glitches. If both the timer output compare (or PWM) and ADC functions are being used on the same port pin, it is recommended that the timer channel be disabled before the pin is enabled as an ADC input.

## 12.3.1 Port B Data Register

The port B data register contains a data latch for each of the eight port B pins.



Figure 12-4. Port B Data Register (PTB)

#### PTB[7:0] — Port B Data Bits

These read/write bits are software programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

## 12.3.2 Data Direction Register B

Data direction register B determines whether each port B pin is an input or an output. Writing a 1 to a DDRB bit enables the output buffer for the corresponding port B pin; a 0 disables the output buffer.



Figure 12-5. Data Direction Register B (DDRB)

## DDRB[7:0] — Data Direction Register B Bits

These read/write bits control port B data direction. Reset clears DDRB[7:0], configuring all port B pins as inputs.

1 = Corresponding port B pin configured as output

0 = Corresponding port B pin configured as input

## NOTE

Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1.



#### PTC[4:0] — Port C Data Bits

These read/write bits are software-programmable. Data direction of each port C pin is under the control of the corresponding bit in data direction register C. Reset has no effect on port C data.

#### 12.4.2 Data Direction Register C

Data direction register C determines whether each port C pin is an input or an output. Writing a 1 to a DDRC bit enables the output buffer for the corresponding port C pin; a 0 disables the output buffer.



Figure 12-8. Data Direction Register C (DDRC)

#### MCLKEN — MCLK Enable Bit

This read/write bit enables MCLK, a bus clock frequency clock signal, to be an output signal on PTC2. If MCLK is enabled, PTC2 is under the control of MCLKEN. Reset clears this bit.

1 = MCLK output enabled

0 = MCLK output disabled

#### DDRC[4:0] — Data Direction Register C Bits

These read/write bits control port C data direction. Reset clears DDRC[4:0] and MCLKEN, configuring all port C pins as inputs.

1 = Corresponding port C pin configured as output

0 = Corresponding port C pin configured as input

#### NOTE

Avoid glitches on port C pins by writing to the port C data register before changing data direction register C bits from 0 to 1.

Figure 12-9 shows the port C I/O logic.





Receiving a break character has these effects on ESCI registers:

- Sets the framing error bit (FE) in SCS1
- Sets the ESCI receiver full bit (SCRF) in SCS1
- Clears the ESCI data register (SCDR)
- Clears the R8 bit in SCC3
- Sets the break flag bit (BKF) in SCS2
- May set the overrun (OR), noise flag (NF), parity error (PE), or reception in progress flag (RPF) bits

## 13.4.2.4 Idle Characters

For TXINV = 0 (output not inverted), a transmitted idle character contains all 1s and has no start, stop, or parity bit. Idle character length depends on the M bit in SCC1. The preamble is a synchronizing idle character that begins every transmission.

If the TE bit is cleared during a transmission, the TxD pin becomes idle after completion of the transmission in progress. Clearing and then setting the TE bit during a transmission queues an idle character to be sent after the character currently being transmitted.

## 13.4.2.5 Inversion of Transmitted Output

The transmit inversion bit (TXINV) in ESCI control register 1 (SCC1) reverses the polarity of transmitted data. All transmitted values including idle, break, start, and stop bits, are inverted when TXINV is at 1. See 13.8.1 ESCI Control Register 1.

#### 13.4.2.6 Transmitter Interrupts

These conditions can generate CPU interrupt requests from the ESCI transmitter:

- ESCI transmitter empty (SCTE) The SCTE bit in SCS1 indicates that the SCDR has transferred a character to the transmit shift register. SCTE can generate a transmitter CPU interrupt request. Setting the ESCI transmit interrupt enable bit, SCTIE, in SCC2 enables the SCTE bit to generate transmitter CPU interrupt requests.
- Transmission complete (TC) The TC bit in SCS1 indicates that the transmit shift register and the SCDR are empty and that no break or idle character has been generated. The transmission complete interrupt enable bit, TCIE, in SCC2 enables the TC bit to generate transmitter CPU interrupt requests.

## 13.4.3 Receiver

Figure 13-5 shows the structure of the ESCI receiver.

## 13.4.3.1 Character Length

The receiver can accommodate either 8-bit or 9-bit data. The state of the M bit in ESCI control register 1 (SCC1) determines character length. When receiving 9-bit data, bit R8 in ESCI control register 3 (SCC3) is the ninth bit (bit 8). When receiving 8-bit data, bit R8 is a copy of the eighth bit (bit 7).



#### **RPF** — Reception in Progress Flag Bit

This read-only bit is set when the receiver detects a 0 during the RT1 time period of the start bit search. RPF does not generate an interrupt request. RPF is reset after the receiver detects false start bits (usually from noise or a baud rate mismatch), or when the receiver detects an idle character. Polling RPF before disabling the ESCI module or entering stop mode can show whether a reception is in progress.

- 1 = Reception in progress
- 0 = No reception in progress

## 13.8.6 ESCI Data Register

The ESCI data register (SCDR) is the buffer between the internal data bus and the receive and transmit shift registers. Reset has no effect on data in the ESCI data register.

Address:	\$0015							
	Bit 7	6	5	4	3	2	1	Bit 0
Read:	R7	R6	R5	R4	R3	R2	R1	R0
Write:	T7	T6	T5	T4	T3	T2	T1	Т0
Reset:	Unaffected by Reset							

Figure 13-15. ESCI Data Register (SCDR)

#### R7/T7:R0/T0 — Receive/Transmit Data Bits

Reading address \$0018 accesses the read-only received data bits, R7:R0. Writing to address \$0018 writes the data to be transmitted, T7:T0. Reset has no effect on the ESCI data register.

N	0	Т	Έ
_	-	-	_

Do not use read-modify-write instructions on the ESCI data register.

## 13.8.7 ESCI Baud Rate Register

The ESCI baud rate register (SCBR) together with the ESCI prescaler register selects the baud rate for both the receiver and the transmitter.





#### Figure 13-16. ESCI Baud Rate Register (SCBR)

#### LINT — LIN Break Symbol Transmit Enable

This read/write bit selects the enhanced ESCI features for master nodes in the local interconnect network (LIN) protocol (version 1.2) as shown in Table 13-6. Reset clears LINT.



is not possible to enable only MODF or OVRF to generate a receiver/error CPU interrupt request. However, leaving MODFEN low prevents MODF from being set.

If an end-of-block transmission interrupt was meant to pull the MCU out of wait, having an overflow condition without overflow interrupts enabled causes the MCU to hang in wait mode. If the OVRF is enabled to generate an interrupt, it can pull the MCU out of wait mode instead.

If the CPU SPRF interrupt is enabled and the OVRF interrupt is not, watch for an overflow condition. Figure 15-7 shows how it is possible to miss an overflow.



#### Figure 15-7. Missed Read of Overflow Condition

The first part of Figure 15-7 shows how to read the SPSCR and SPDR to clear the SPRF without problems. However, as illustrated by the second transmission example, the OVRF flag can be set in between the time that SPSCR and SPDR are read.

In this case, an overflow can be easily missed. Since no more SPRF interrupts can be generated until this OVRF is serviced, it will not be obvious that bytes are being lost as more transmissions are completed. To prevent this, either enable the OVRF interrupt or do another read of the SPSCR after the read of the SPDR. This ensures that the OVRF was not set before the SPRF was cleared and that future transmissions will complete with an SPRF interrupt. Figure 15-8 illustrates this process. Generally, to avoid this second SPSCR read, enable the OVRF to the CPU by setting the ERRIE bit (SPSCR).

## 15.6.2 Mode Fault Error

For the MODF flag (in SPSCR) to be set, the mode fault error enable bit (MODFEN in SPSCR) must be set. Clearing the MODFEN bit does not clear the MODF flag but does prevent MODF from being set again after MODF is cleared.

MODF generates a receiver/error CPU interrupt request if the error interrupt enable bit (ERRIE in SPSCR) is also set. The SPRF, MODF, and OVRF interrupts share the same CPU interrupt vector. MODF and OVRF can generate a receiver/error CPU interrupt request. (See Figure 15-9). It is not possible to enable only MODF or OVRF to generate a receiver/error CPU interrupt request. However, leaving MODFEN low prevents MODF from being set.



		BYTE 1	BYTE 2	BYTE 3	BYTE 4	
	SPI RECEIVE COMPLETE	 ▼	5	(7) V	(11) V	
	SPRF					
	OVRF					
	READ SPSCR	2			9 /12	
	READ SPDR		3)		(10)	
1	BYTE 1 SETS S	SPRF BIT.		(8) C	PU READS BYTE 2 IN SP	DR, CLEARING SPRF BI
2	CPU READS SI	PSCR WITH SPRF BIT	SET AND OVRF BIT CLEA	R. 9 CF	PU READS SPSCR AGAIN	N TO CHECK OVRF BIT.
3	CPU READS B	YTE 1 IN SPDR, CLEAI	RING SPRF BIT.	(10) CF	PU READS BYTE 2 SPDR	, CLEARING OVRF BIT.
4	CPU READS SI	PSCR AGAIN TO CHE	CK OVRF BIT.	(11) BY	TE 4 SETS SPRF BIT.	

- (5) BYTE 2 SETS SPRF BIT.
- (6) CPU READS SPSCR WITH SPRF BIT SET AND OVRF BIT CLEAR.
- (7) BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST.

- IT.
- (12) CPU READS SPSCR.
- (13) CPU READS BYTE 4 IN SPDR, CLEARING SPRF BIT.
- (14) CPU READS SPSCR AGAIN TO CHECK OVRF BIT.

#### Figure 15-8. Clearing SPRF When OVRF Interrupt Is Not Enabled

In a master SPI with the mode fault enable bit (MODFEN) set, the mode fault flag (MODF) is set if SS goes to logic 0. A mode fault in a master SPI causes the following events to occur:

- If ERRIE = 1, the SPI generates an SPI receiver/error CPU interrupt request.
- The SPE bit is cleared. •
- The SPTE bit is set.
- The SPI state counter is cleared.
- The data direction register of the shared I/O port regains control of port drivers.

#### NOTE

To prevent bus contention with another master SPI after a mode fault error, clear all data direction register (DDR) bits associated with the SPI shared port pins.

#### NOTE

Setting the MODF flag (SPSCR) does not clear the SPMSTR bit. Reading SPMSTR when MODF = 1 will indicate a MODE fault error occurred in either master mode or slave mode.

When configured as a slave (SPMSTR = 0), the MODF flag is set if  $\overline{SS}$  goes high during a transmission. When CPHA = 0, a transmission begins when  $\overline{SS}$  goes low and ends once the incoming SPSCK returns to its idle level after the shift of the eighth data bit. When CPHA = 1, the transmission begins when the SPSCK leaves its idle level and SS is already low. The transmission continues until the SPSCK returns to its IDLE level after the shift of the last data bit. (See 15.5 Transmission Formats.)

#### NOTE

When CPHA = 0, a MODF occurs if a slave is selected ( $\overline{SS}$  is at logic 0) and later deselected ( $\overline{SS}$  is at logic 1) even if no SPSCK is sent to that slave. This happens because  $\overline{SS}$  at logic 0 indicates the start of the transmission (MISO driven out with the value of MSB) for CPHA = 0. When CPHA = 1, a slave can be selected and then later deselected with no transmission



#### 18.3.3.2 Buffered Output Compare

Channels 0 and 1 can be linked to form a buffered output compare channel whose output appears on the PTB6/AD6/TBCH0 pin. The TIMB channel registers of the linked pair alternately control the output.

Setting the MS0B bit in TIMB channel 0 status and control register (TBSC0) links channel 0 and channel 1. The output compare value in the TIMB channel 0 registers initially controls the output on the PTB6/AD6/TBCH0 pin. Writing to the TIMB channel 1 registers enables the TIMB channel 1 registers to synchronously control the output after the TIMB overflows. At each subsequent overflow, the TIMB channel registers (0 or 1) that control the output are the ones written to last. TSC0 controls and monitors the buffered output compare function, and TIMB channel 1 status and control register (TBSC1) is unused. While the MS0B bit is set, the channel 1 pin, PTB7/AD7/TBCH1, is available as a general-purpose I/O pin.

#### NOTE

In buffered output compare operation, do not write new output compare values to the currently active channel registers. User software should track the currently active channel to prevent writing a new value to the active channel. Writing to the active channel registers is the same as generating unbuffered output compares.

#### 18.3.4 Pulse Width Modulation (PWM)

By using the toggle-on-overflow feature with an output compare channel, the TIMB can generate a PWM signal. The value in the TIMB counter modulo registers determines the period of the PWM signal. The channel pin toggles when the counter reaches the value in the TIMB counter modulo registers. The time between overflows is the period of the PWM signal.

As Figure 18-3 shows, the output compare value in the TIMB channel registers determines the pulse width of the PWM signal. The time between overflow and output compare is the pulse width. Program the TIMB to clear the channel pin on output compare if the state of the PWM pulse is logic 1. Program the TIMB to set the pin if the state of the PWM pulse is logic 0.



Figure 18-3. PWM Period and Pulse Width

The value in the TIMB counter modulo registers and the selected prescaler output determines the frequency of the PWM output. The frequency of an 8-bit PWM signal is variable in 256 increments. Writing \$00FF (255) to the TIMB counter modulo registers produces a PWM period of 256 times the internal bus clock period if the prescaler select value is \$000 (see 18.8.1 TIMB Status and Control Register).

The value in the TIMB channel registers determines the pulse width of the PWM output. The pulse width of an 8-bit PWM signal is variable in 256 increments. Writing \$0080 (128) to the TIMB channel registers produces a duty cycle of 128/256 or 50%.



## 18.8.4 TIMB Channel Status and Control Registers

Each of the TIMB channel status and control registers:

- · Flags input captures and output compares
- Enables input capture and output compare interrupts
- Selects input capture, output compare, or PWM operation
- Selects high, low, or toggling output on output compare
- Selects rising edge, falling edge, or any edge as the active input capture trigger
- Selects output toggling on TIMB overflow
- Selects 0% and 100% PWM duty cycle
- Selects buffered or unbuffered output compare/PWM operation



# Figure 18-7. TIMB Channel Status and Control Registers (TBSC0–TBSC1)

#### CHxF — Channel x Flag Bit

When channel x is an input capture channel, this read/write bit is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIMB counter registers matches the value in the TIMB channel x registers.

When CHxIE = 1, clear CHxF by reading TIMB channel x status and control register with CHxF set, and then writing a 0 to CHxF. If another interrupt request occurs before the clearing sequence is complete, then writing 0 to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent clearing of CHxF.

Reset clears the CHxF bit. Writing a 1 to CHxF has no effect.

- 1 = Input capture or output compare on channel x
- 0 = No input capture or output compare on channel x

#### CHxIE — Channel x Interrupt Enable Bit

This read/write bit enables TIMB CPU interrupts on channel x.

Reset clears the CHxIE bit.

1 = Channel x CPU interrupt requests enabled

0 = Channel x CPU interrupt requests disabled



Modo			Reset	Serial Mode Communication Selection			COP	Co	Communication Speed			
Wode	ing	nəi	Vector	PTA0	PTA1	PTB4	PTB3		COP	External Clock	f <sub>OP</sub>	Baud Rate
Normal Monitor	V <sub>TST</sub>	V <sub>DD</sub> or V <sub>TST</sub>	х	1	0	1	0	OFF	Disabled	9.8304 MHz	2.4576 MHz	9600
Forced Monitor	Forced V <sub>DD</sub>	V <sub>DD</sub>	\$FFFF (blank)	1	0	х	х	OFF	Disabled	9.8304 MHz	2.4576 MHz	9600
	$V_{SS}$	$V_{DD}$		(blank)	1	0	х	х	ON	Disabled	_	Nominal 2.45 MHz
User	V <sub>DD</sub> or V <sub>SS</sub>	V <sub>DD</sub> or V <sub>TST</sub>	Not \$FFFF	х	х	х	х	ON	Enabled	_	Nominal 1.6 MHz	х
MON08 Function [Pin No.]	V <sub>TST</sub> [6]	RST [4]	_	COM [8]	SSEL [10]	MOD0 [12]	MOD1 [14]	_	_	OSC1 [13]	_	_

 Table 19-1. Monitor Mode Signal Requirements and Options

1. PTA0 must have a pullup resistor to V<sub>DD</sub> in monitor mode.

 Communication speed in the table is an example to obtain a baud rate of 9600 except the forced monitor IRQ = V<sub>SS</sub> case. Baud rate using external oscillator is bus frequency / 256.

4. X = don't care

5. RST column indicates the state of RST after the monitor entry.

6. MON08 pin refers to P&E Microcomputer Systems' MON08-Cyclone 2 by 8-pin connector.

NC	1	2	GND
NC	3	4	RST
NC	5	6	IRQ
NC	7	8	PTA0
NC	9	10	PTA1
NC	11	12	РТВ3
OSC1	13	14	PTB4
$V_{DD}$	15	16	NC

#### 19.3.1.2 Forced Monitor Mode

If entering monitor mode without high voltage on IRQ, then PTA1, PTB3, and PTB4 pin requirements and conditions are not in effect. This is to reduce circuit requirements when performing in-circuit programming.

If the reset vector is blank and monitor mode is entered without  $V_{TST}$  on  $\overline{IRQ}$ , the MCU will see an additional reset cycle after the initial power-on reset (POR). The MCU will initially come out of reset in user mode. Internal circuitry monitors the reset vector fetches and will assert an internal reset if it detects the reset vector is erased (\$FFFF).

Once the MCU enters this mode any reset other than a POR will automatically force the MCU to come back to the forced monitor mode. Exiting the forced monitor mode requires a POR. Pulling RST low will



The MCU executes the SWI and PSHH instructions when it enters monitor mode. The RUN command tells the MCU to execute the PULH and RTI instructions. Before sending the RUN command, the host can modify the stacked CPU registers to prepare to run the host program. The READSP command returns the incremented stack pointer value, SP + 1. The high and low bytes of the program counter are at addresses SP + 5 and SP + 6.



Figure 19-16. Stack Pointer at Monitor Mode Entry

## 19.3.2 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6–\$FFFD. Locations \$FFF6–\$FFFD contain user-defined data.

**NOTE** Do not leave locations \$FFF6–\$FFFD blank. For security reasons, program locations \$FFF6–\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTA0. If the received bytes match those at locations \$FFF6-\$FFFD, the host bypasses the security feature and can read all FLASH locations and execute code from FLASH. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. See Figure 19-17.



MC68HC908EY16A • MC68HC908EY8A Data Sheet, Rev. 2



# Chapter 20 Electrical Specifications

## 20.1 Introduction

This section contains preliminary electrical and timing specifications.

# 20.2 Absolute Maximum Ratings

Maximum ratings are the extreme limits to which the microcontroller unit (MCU) can be exposed without permanently damaging it.

NOTE

This device is not guaranteed to operate properly at the maximum ratings. Refer to 20.5 5V DC Electrical Characteristics for guaranteed operating conditions.

Characteristic <sup>(1)</sup>	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to +6.0	V
Input voltage	V <sub>In</sub>	$V_{SS}$ –0.3 to $V_{DD}$ +0.3	V
Maximum current per pin excluding V <sub>DD</sub> , V <sub>SS</sub> , and PTA0–PTA6 and PTC0-PTC1	I	±15	mA
Maximum current for pins PTA0–PTA6 and PTC0-PTC1	I <sub>РТА0</sub> –I <sub>РТА6</sub> , I <sub>РТС0</sub> –I <sub>РТС1</sub>	±25	mA
Maximum current out of V <sub>SS</sub>	I <sub>MVSS</sub>	100	mA
Maximum current into V <sub>DD</sub>	I <sub>MVDD</sub>	100	mA
Storage temperature	T <sub>STG</sub>	-55 to +150	°C

1. Voltages referenced to  $V_{SS}$ 

## NOTE

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{In}$  and  $V_{Out}$  be constrained to the range  $V_{SS} \leq (V_{In} \text{ or } V_{Out}) \leq V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either  $V_{SS}$  or  $V_{DD}$ ).



Characteristic <sup>(1)</sup>	Symbol	Min	Typ <sup>(2)</sup>	Max	Unit
V <sub>DD</sub> + V <sub>DDA</sub> supply current					
Run <sup>(4),(5)</sup>		—	18	25	mA
Wait <sup>(5), (6)</sup>		—	5.2	7.0	mA
Stop (LVI off) @ 25°C <sup>(7)</sup>	I <sub>DD</sub>	—	0.83	2.00	μA
Stop (LVI on) @ 25°C		—	0.19	0.24	mA
Stop (LVI off), –40°C to 125°C			3.0	0.30	μA mA
Stop (LVI on), –40°C to 125°C			0.15	0.00	1117
I/O ports Hi-Z leakage current <sup>(8)</sup>	۱ <sub>IL</sub>	-10	_	+10	μA
Input current – RST, OSC1	I <sub>In</sub>	-1	_	+1	μΑ
Capacitance	C <sub>Out</sub>	_	_	12	- <b>F</b>
Ports (as input or output)	C <sub>In</sub>	—	—	8	рн
POR rearm voltage <sup>(9)</sup>	V <sub>POR</sub>	750	_	—	mV
POR rise time ramp rate	R <sub>POR</sub>	0.035	_	—	V/ms
Monitor mode entry voltage	V <sub>TST</sub>	V <sub>DD</sub> + 3.5		9.1	V
Low-voltage inhibit reset, trip falling voltage <sup>(10)</sup>	V <sub>TRIPF</sub>	3.90	4.30	4.50	V
Low-voltage inhibit reset, trip rising voltage <sup>(11)</sup>	V <sub>TRIPR</sub>	4.00	4.40	4.60	V
Low-voltage inhibit reset/recover hysteresis <sup>(12)</sup>	V <sub>HYS</sub>	—	90	—	mV
Pullup resistor — PTA0–PTA6/SS <sup>(13)</sup> , IRQ, RST	R <sub>PU</sub>	24	_	48	kΩ
Pulldown resistor — PTA0–PTA4 <sup>(14)</sup>	R <sub>PD</sub>	24	36	48	kΩ

1.  $V_{DD}$  = 5.5 Vdc to 4.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  = -40°C to +125°C, unless otherwise noted

2. Typical values reflect average measurements at midpoint of voltage range, 25°C only.

- 3. Some disturbance of the ADC accuracy is possible during any injection event and is dependent on board layout and power supply decoupling.
- Run (operating) I<sub>DD</sub> measured using internal oscillator at its 32-MHz rate. V<sub>DD</sub> = 5.5 Vdc. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All ports configured as inputs. Measured with all modules enabled.
- 5. All measurements taken with LVI enabled.
- Wait I<sub>DD</sub> measured using internal oscillator at its 1-MHz rate. All inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. All ports configured as inputs.
- 7. Stop I<sub>DD</sub> is measured with no port pin sourcing current; all modules are disabled. OSCSTOPEN option is not selected.
- 8. Pullups and pulldowns are disabled.
- 9. Maximum is highest voltage that power-on reset (POR) is guaranteed.
- 10. These values assume the LVI is operating in 5-V mode (i.e. LVI5OR3 bit is set to 1).
- 11. These values assume the LVI is operating in 5-V mode (i.e. LVI5OR3 bit is set to 1).
- 12. These values assume the LVI is operating in 5-V mode (i.e. LVI5OR3 bit is set to 1).
- 13. PTA0-PTA4 pullup resistors are for interrupts only and are only enabled when the keyboard is in use.
- 14. Pulldown resistors available only when KBIx is enabled with KBIPx = 1.



# 20.8 3V Control Timing

Characteristic <sup>(1)</sup>	Symbol	Min	Max	Unit
Frequency of operation $^{(2)}$ Crystal option (EXTSLOW = 1, RNGSEL = 0) Crystal option (EXTSLOW = 0, RNGSEL = 1) Crystal option (EXTSLOW = 0, RNGSEL = 0) External clock option (EXTSLOW = 1, RNGSEL = 0) $^{(3)}$ External clock option (EXTSLOW = 0, RNGSEL = 1) External clock option (EXTSLOW = 0, RNGSEL = 0)	fosc	32 1 8 dc <sup>(4)</sup> 1 8	100 8 16 100 8 16	kHz MHz MHz kHz MHz MHz
Internal operating frequency	f <sub>OP</sub>	—	4	MHz
Internal operating period (1/f <sub>OP</sub> )	t <sub>CYC</sub>	250	—	ns
RST input pulse width low <sup>(5)</sup>		200	—	ns
IRQ interrupt pulse width low <sup>(6)</sup> (edge-triggered)		200	—	ns
IRQ interrupt pulse period	t <sub>ILIL</sub>	Note <sup>(7)</sup>	—	t <sub>CYC</sub>

1. V<sub>DD</sub> = 2.7 to 3.3 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>; timing shown with respect to 20% V<sub>DD</sub> and 70% V<sub>SS</sub>, unless otherwise noted.

2. See Chapter 8 Internal Clock Generator (ICG) Module for more information.

- 3. No more than 10% duty cycle deviation from 50%
- 4. Some modules may require a minimum frequency greater than dc for proper operation. See appropriate table for this information.
- 5. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

6. Minimum pulse width is for guaranteed interrupt. It is possible for a smaller pulse width to be recognized.

7. The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1  $t_{CYC}$ .



Figure 20-2. RST and IRQ Timing

## 20.9 Internal Oscillator Characteristics

Characteristic <sup>(1)</sup>	Symbol	Min	Тур	Max	Unit
Internal oscillator base frequency <sup>(2), (3)</sup>	f <sub>INTOSC</sub>	230.4	307.2	384	kHz
Internal oscillator tolerance	fosc_tol	-25		+25	%
Internal oscillator multiplier <sup>(4)</sup>	N	1	_	127	_

1.  $V_{DD}$  = 4.5 to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  = -40°C to +125°C, unless otherwise noted

2. Internal oscillator is selectable through software for a maximum frequency. Actual frequency will be multiplier (N) x base frequency.

3.  $f_{Bus} = (f_{INTOSC} / 4) \times N$  when internal clock source selected

4. Multiplier must be chosen to limit the maximum bus frequency of 8 MHz for 4.5-V operation.



# 20.17 EMC Performance

EMC performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically geared toward EMC performance.

## 20.17.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board including I/O pin loading and board layer usage while running specialized EMC test software all designed in compliance with the standards. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation conditions and setup, please refer to the EMC Evaluation Report for this device.

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>osc</sub> /f <sub>CPU</sub>	Level <sup>(1)</sup> (Max)	Unit
Radiated emissions, electric field Conditions — TBD	V <sub>RE_TEM</sub>	V <sub>DD</sub> = 5 V T <sub>A</sub> = +25°C 32 QFP	0.15 – 50 MHz	4/8	TBD	- dBμV
			50 – 150 MHz		TBD	
			150 – 500 MHz		TBD	
			500 – 1000 MHz		TBD	
			IEC Level		TBD	—
			SAE Level		TBD	—

1. Data based on qualification test results.

