# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, PWM, WDT
Number of I/O	83
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	320K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l496vgt6p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs and the DMA2D) and the slaves (Flash memory, RAM, FMC, QUADSPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high speed peripherals work simultaneously.



Figure 2. Multi-AHB bus matrix

# 3.7 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.



# 3.17 Analog to digital converter (ADC)

The device embeds 3 successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
  - Down to 18.75 ns sampling time
  - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- Up to 24 external channels, some of them shared between ADC1 and ADC2, or ADC1, ADC2 and ADC3.
- 5 internal channels: internal reference voltage, temperature sensor, VBAT/3, DAC1 and DAC2 outputs.
- One external reference pin is available on some package, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
  - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
  - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
  - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
  - Handles two ADC converters for dual mode operation (simultaneous or interleaved sampling modes)
  - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
  - Results stored into 3 data register or in RAM with DMA controller support
  - Data pre-processing: left/right alignment and per channel offset compensation
  - Built-in oversampling unit for enhanced SNR
  - Channel-wise programmable sampling time
  - Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
  - Hardware assistant to prepare the context of the injected channels to allow fast context switching

#### 3.17.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{TS}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1\_IN17 and ADC3\_IN17 input channels which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.



DocID029173 Rev 1

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 10. Timer feature comparison (continued)

# 3.27.1 Advanced-control timer (TIM1, TIM8)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in *Section 3.27.2*) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.



#### LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

# 3.40 Dual-flash Quad SPI memory interface (QUADSPI)

The Dual-flash Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory

Both throughput and capacity can be increased two-fold using dual-flash mode, where two Quad SPI flash memories are accessed simultaneously.

The Dual-flash Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- Dual-flash mode, where 8 bits can be sent/received simultaneously by accessing two flash memories in parallel.
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
  - Instruction phase
  - Address phase
  - Alternate bytes phase
  - Dummy cycles phase
  - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error



-

-

DocID029173 Rev 1

577

Pin Number

120

\_

\_

120

-

\_

LQFP64	WLCSP100	WLCSP100_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	UFBGA169	UFBGA169_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions
52	C3	D4	79	C10	112	112	E9	E9	PC11	I/O	FT_I	-	QUADSPI_BK2_NCS, SPI3_MISO, USART3_RX, UART4_RX, TSC_G3_IO3, DCMI_D4, LCD_COM5/LCD_SEG29/LCD_SEG41, SDMMC1_D3, SAI2_MCLK_B, EVENTOUT
53	C4	C4	80	B10	113	113	F8	F8	PC12	I/O	FT_I	-	TRACED3, SPI3_MOSI, USART3_CK, UART5_TX, TSC_G3_IO4, DCMI_D9, LCD_COM6/LCD_SEG30/LCD_SEG42, SDMMC1_CK, SAI2_SD_B, EVENTOUT
-	B3	B3	81	C9	114	114	B8	B8	PD0	I/O	FT	-	SPI2_NSS, DFSDM1_DATIN7, CAN1_RX, FMC_D2, EVENTOUT
-	A3	A3	82	В9	115	115	C8	C8	PD1	I/O	FT	-	SPI2_SCK, DFSDM1_CKIN7, CAN1_TX, FMC_D3, EVENTOUT
54	E4	D5	83	C8	116	116	D8	D8	PD2	I/O	FT_I	-	TRACED2, TIM3_ETR, USART3_RTS_DE, UART5_RX, TSC_SYNC, DCMI_D11, LCD_COM7/LCD_SEG31/LCD_SEG43, SDMMC1_CMD, EVENTOUT
-	-	-	84	B8	117	117	E8	E8	PD3	I/O	FT	-	SPI2_SCK, DCMI_D5, SPI2_MISO, DFSDM1_DATIN0, USART2_CTS, QUADSPI_BK2_NCS, FMC_CLK, EVENTOUT
-	B4	C5	85	B7	118	118	C7	C7	PD4	I/O	FT	-	SPI2_MOSI, DFSDM1_CKIN0, USART2_RTS_DE, QUADSPI_BK2_IO0, FMC_NOE, EVENTOUT
-	E5	B4	86	A6	119	119	D7	D7	PD5	I/O	FT	-	USART2_TX, QUADSPI_BK2_IO1, FMC_NWE, EVENTOUT

#### Table 15. STM32L496xx pin definitions (continued)

VSS

S

-

-

Additional

functions

**Pin functions** 

Pinouts and pin description

# DocID029173 Rev 1

			Pi	n Num	ber								Pin functions			
LQFP64	WLCSP100	WLCSP100_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	UFBGA169	UFBGA169_SMPS	Pin name (function after reset)	Pin type	Pin type I/O structure		Alternate functions	Additional functions		
61	B8	B8	95	A3	139	138	C4	C4	PB8	I/O	FT_fl	-	TIM4_CH3, I2C1_SCL, DFSDM1_DATIN6, CAN1_RX, DCMI_D6, LCD_SEG16, SDMMC1_D4, SAI1_MCLK_A, TIM16_CH1, EVENTOUT	-		
62	A8	A8	96	В3	140	139	D4	D4	PB9	I/O	FT_fl	-	IR_OUT, TIM4_CH4, I2C1_SDA, SPI2_NSS, DFSDM1_CKIN6, CAN1_TX, DCMI_D7, LCD_COM3, SDMMC1_D5, SAI1_FS_A, TIM17_CH1, EVENTOUT	-		
-	-	-	-	-	-	-	-	C6	VDD12	S	-	-	-	-		
-	-	-	97	C3	141	140	A4	A4	PE0	I/O	FT_I	-	TIM4_ETR, DCMI_D2, LCD_SEG36, FMC_NBL0, TIM16_CH1, EVENTOUT	-		
-	-	-	98	A2	142	141	B4	B4	PE1	I/O	FT_I	-	DCMI_D3, LCD_SEG37, FMC_NBL1, TIM17_CH1, EVENTOUT	-		
-	-	A9	-	-	-	142	-	-	VDD12	S	-	-	-	-		
63	A9	B9	99	D3	143	143	B3	В3	VSS	S	-	-	-	-		
64	A10	A10	100	C4	144	144	A3	A3	VDD	S	-	-	-	-		
-	-	-	-	-	-	-	C2	C2	VSS	S	-	-	-	-		
-	-	-	-	-	-	-	C1	C1	VDD	S	-	-	-	-		
-	-	-	-	-	-	-	A2	A2	PH2	I/O	FT	-	QUADSPI_BK2_IO0, EVENTOUT	-		

Table 15. STM32L496xx pin definitions (continued)

Pinouts and pin description



1. OPAMPx\_VINM pins are not available as additional functions on pins PA1 and PA7 on UFBGA packages. On UFBGA packages, use the OPAMPx\_VINM dedicated pins available on M3 and M4 balls.

	Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 16)   AF9 AF10 AF11 AF12 AF14 AF15													
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15					
P	ort	UART4/5/ LPUART1/ CAN2	CAN1/TSC	CAN2/ OTG_FS/DCMI/ QUADSPI	LCD	SDMMC/ COMP1/2/FM C/SWPMI1	SAI1/2	TIM2/15/16/17/ LPTIM2	EVENOUT					
	PA0	UART4_TX	-	-	-	-	SAI1_EXTCLK	TIM2_ETR	EVENTOUT					
	PA1	UART4_RX	-	-	LCD_SEG0	-	-	TIM15_CH1N	EVENTOUT					
	PA2	LPUART1_TX	-	QUADSPI_BK1_NCS	LCD_SEG1	-	SAI2_EXTCLK	TIM15_CH1	EVENTOUT					
	PA3	LPUART1_RX	-	QUADSPI_CLK	LCD_SEG2	-	SAI1_MCLK_A	TIM15_CH2	EVENTOUT					
	PA4	-	-	DCMI_HSYNC	-	-	SAI1_FS_B	LPTIM2_OUT	EVENTOUT					
	PA5	-	-	-	-	-	-	LPTIM2_ETR	EVENTOUT					
	PA6	LPUART1_CT S		QUADSPI_BK1_IO3	LCD_SEG3	TIM1_BKIN_C OMP2	TIM8_BKIN_C OMP2	TIM16_CH1	EVENTOUT					
	PA7	-	-	QUADSPI_BK1_IO2	LCD_SEG4	-	-	TIM17_CH1	EVENTOUT					
Port A	PA8	-	-	OTG_FS_SOF	LCD_COM0	SWPMI1_IO	SAI1_SCK_A	LPTIM2_OUT	EVENTOUT					
	PA9	-	-	-	LCD_COM1	-	SAI1_FS_A	TIM15_BKIN	EVENTOUT					
	PA10	-	-	OTG_FS_ID	LCD_COM2	-	SAI1_SD_A	TIM17_BKIN	EVENTOUT					
	PA11	-	CAN1_RX	OTG_FS_DM	-	TIM1_BKIN2_ COMP1	-	-	EVENTOUT					
	PA12	-	CAN1_TX	OTG_FS_DP	-	-	-	-	EVENTOUT					
	PA13	-	-	OTG_FS_NOE	-	SWPMI1_TX	SAI1_SD_B	-	EVENTOUT					
	PA14	-	-	OTG_FS_SOF	-	SWPMI1_RX	SAI1_FS_B	-	EVENTOUT					
	PA15	UART4_RTS_ DE	TSC_G3_IO1	-	LCD_SEG17	SWPMI1_SUS PEND	SAI2_FS_B	-	EVENTOUT					

DocID029173 Rev 1

5

STM32L496xx

Pinouts and pin description

# 6 Electrical characteristics

# 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 16.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 17.





#### 6.1.7 Current consumption measurement



Figure 19. Current consumption measurement scheme with and without external SMPS power supply

The current consumption for RUN modes and Low Power modes is measured on IDD\_ALL = IDD + IDDA + IDD\_USB + IDD\_VBAT unless otherwise specified.

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics* and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.



DocID029173 Rev 1

Symbol	Parameter	Conditions			ТҮР					MAX <sup>(1)</sup>				Unit
Symbol	Farameter	-	$V_{DD}$	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
I <sub>DD_ALL</sub> (wake up from Stop2)	Supply current during wakeup from Stop 2 mode	Wakeup clock is MSI = 48 MHz, voltage Range 1. See <sup>(4)</sup> .	3 V	1.69	-	-	-	-	-	-	-	-	-	
		Wakeup clock is MSI = 4 MHz, voltage Range 2. See $^{(4)}$ .	3 V	1.35	-	-	-	-	-	-	-	-	-	mA
		Wakeup clock is HSI16 = 16 MHz, voltage Range 1. See <sup>(4)</sup> .	3 V	1.7	-	-	-	-	-	-	-	-	-	

Table 44. Current consumption in Stop 2 mode (continued)

1. Guaranteed by characterization results, unless otherwise specified.

2. LCD enabled with external voltage source. Consumption from VLCD excluded. Refer to LCD controller characteristics for I<sub>VLCD</sub>.

3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

4. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 51: Low-power mode wakeup timings*.

5

Ш
ē
<u></u>
Ţ.
a
-
÷
a
a
2
er
เริ่
ĝ
S

Symbol	Deremeter	Conditions				ТҮР					MAX <sup>(1</sup>	)		llmit
Symbol	Parameter	-	$V_{DD}$	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
		RTC clocked by LSE bypassed at 32768Hz by ackup	1.8 V	308	504	1483	3793	9883	-	-	-	-	-	
I <sub>DD_ALL</sub> (Standby with RTC)			2.4 V	400	633	1763	4457	11483	-	-	-	-	-	
	Supply current		3 V	508	779	2119	5325	13730	-	-	-	-	-	
	mode (backup		3.6 V	661	1009	2625	6427	16140	-	-	-	-	-	
	registers retained), RTC enabled	egisters etained), TC enabled RTC clocked by LSE quartz <sup>(3)</sup> in low drive mode	1.8 V	426	624	1679	4244	10884	-	-	-	-	-	nA
			2.4 V	521	751	1985	4952	12619	-	-	-	-	_	
			3 V	643	914	2371	5931	15121	-	-	-	-	-	
			3.6 V	819	1162	2914	7019	17551	-	-	-	-	_	
	Supply current		1.8 V	371	1111	4297	10153	22747	-	-	-	-	-	
IDD ALL	to be added in		2.4 V	372	1112	4328	10154	22888	-	-	-	-	-	n۸
(SRAM2) <sup>(4)</sup>	Standby mode when SRAM2	-	3 V	374	1116	4403	10429	23711	-	-	-	-	-	
	is retained		3.6 V	378	1149	4545	10702	24361	-	-	-	-	-	
I <sub>DD_ALL</sub> (wakeup from Standby)	Supply current during wakeup from Standby mode	Wakeup clock is MSI = 4 MHz. See $^{(5)}$ .	3 V	1.4	-	-	-	-	-	-	-	-	-	mA

Table 47. Current consumption in Standby mode (continued)

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

4. The supply current in Standby with SRAM2 mode is: I<sub>DD\_ALL</sub>(Standby) + I<sub>DD\_ALL</sub>(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: II<sub>DD\_ALL</sub>(Standby + RTC) + I<sub>DD\_ALL</sub>(SRAM2).

5. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 51: Low-power mode wakeup timings.

139/262

*Note:* For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.



Figure 23. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 57*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
1	LSE current consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	<b>_</b>
'DD(LSE)		LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm	Maximum critical crystal gm	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	
Gm <sub>critmax</sub>		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μ~ν
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	S

Table 57. LSE oscillator characteristics	(f <sub>LSE</sub>	= 32.768	kHz) <sup>(1)</sup>
--	-------------------	----------	---------------------





Figure 25. HSI16 frequency versus temperature





Figure 30. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 73: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

### 6.3.16 Analog switches booster

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>DD</sub>	Supply voltage	1.62	-	3.6	V
t <sub>SU(BOOST)</sub>	Booster startup time	-	-	240	μs
	Booster consumption for $1.62 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.0 \text{ V}$	-	-	250	
I <sub>DD(BOOST)</sub>	Booster consumption for 2.0 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V	-	-	500	μA
	Booster consumption for 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	-	900	

Table 74. Analog switches booster characteristics<sup>(1)</sup>

1. Guaranteed by design.



Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
	<b>.</b>	Normal mode		-	-	500	
LOAD	Drive current	Low-power mode	$V_{DDA} \ge 2 V$	-	-	100	
	Drive current in	Normal mode		-	-	450	μA
ILOAD_PGA	PGA mode	Low-power mode	$V_{DDA} \ge 2 V$	-	-	50	
P	Resistive load (connected to	Normal mode	V	4	-	-	
' LOAD	VSSA or to VDDA)	Low-power mode	VDDA < 2 V	20	-	-	kO
R. e. e. e. e.	Resistive load in PGA mode	Normal mode	V < 2 V	4.5	-	-	N12
'`LOAD_PGA	VSSA or to V <sub>DDA</sub> )	Low-power mode	VDDA V	40	-	-	
C <sub>LOAD</sub>	Capacitive load		-	-	-	50	pF
CMRR	Common mode	Normal mode		-	-85	-	dB
CIMICIC	rejection ratio	Low-power mode		-	-90	-	UD
PSRR	Power supply	Normal mode	C <sub>LOAD</sub> ≤ 50 pf, R <sub>LOAD</sub> ≥ 4 kΩ DC	70	85	-	dB
	rejection ratio	Low-power mode	C <sub>LOAD</sub> ≤ 50 pf, R <sub>LOAD</sub> ≥ 20 kΩ DC	72	90	-	dD
		Normal mode	V <sub>DDA</sub> ≥ 2.4 V	550	1600	2200	
GBW	Gain Bandwidth	Low-power mode	(OPA_RANGE = 1)	100	420	600	kH-7
GDW	Product	Normal mode	V <sub>DDA</sub> < 2.4 V	250	700	950	
		Low-power mode	(OPA_RANGE = 0)	40	180	280	
	Slow rate	Normal mode	V>24V	-	700	-	
SD(2)	(from 10 and	Low-power mode	V <sub>DDA</sub> ≥ 2.4 V	-	180	-	\//mc
	90% of output	Normal mode	V < 24 V	-	300	-	V/115
	voltage)	Low-power mode	V <sub>DDA</sub> < 2.4 V	-	80	-	
40		Normal mode		55	110	-	dB
AU	Open loop gain	Low-power mode		45	110	-	UD
Vaua (2)	High saturation	Normal mode	I <sub>load</sub> = max or R <sub>load</sub> =	V <sub>DDA</sub> - 100	-	-	
VOHSAI	voltage	Low-power mode	min Input at V <sub>DDA</sub> .	V <sub>DDA</sub> - 50	-	-	mV
$V_{a}$ , $a$ , $\pi^{(2)}$	Low saturation	Normal mode	$I_{load}$ = max or $R_{load}$ =	-	-	100	
VOLSAT`´	voltage	Low-power mode	min Input at 0.	-	-	50	]
()	Phase margin	Normal mode	-	74	-	0	
Ψm		Low-power mode		-	66	-	

Table 85.	OPAMP	characteristics <sup>(1)</sup>	(continued)	)
-----------	-------	--------------------------------	-------------	---



# 6.3.22 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>TS</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(2)</sup>	Average slope	2.3	2.5	2.7	mV/°C
V <sub>30</sub>	Voltage at 30°C (±5 °C) <sup>(3)</sup>	0.742	0.76	0.785	V
t <sub>START</sub> (TS_BUF) <sup>(1)</sup>	Sensor Buffer Start-up time in continuous mode <sup>(4)</sup>	-	8	15	μs
t <sub>START</sub> <sup>(1)</sup>	Start-up time when entering in continuous mode <sup>(4)</sup>	-	70	120	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	5	-	-	μs
I <sub>DD</sub> (TS) <sup>(1)</sup>	Temperature sensor consumption from $V_{DD},$ when selected by ADC	-	4.7	7	μA

1. Guaranteed by design.

2. Guaranteed by characterization results.

3. Measured at  $V_{DDA}$  = 3.0 V ±10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte. Refer to *Table 8: Temperature sensor calibration values*.

4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

# 6.3.23 V<sub>BAT</sub> monitoring characteristics

#### Table 87. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	39	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement		3	-	-
Er <sup>(1)</sup>	Error on Q	-10	-	10	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the VBAT		-	-	μs

1. Guaranteed by design.

#### Table 88. $V_{BAT}$ charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
5	Battery	VBRS = 0	-	5	-	
R <sub>BC</sub>	charging resistor	VBRS = 1	-	1.5	-	KΩ



Symbol	Parameter	Conditions	Min	Мах	Unit	
t	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>	
<sup>r</sup> res(TIM)		f <sub>TIMxCLK</sub> = 80 MHz	12.5	-	ns	
Timer external clock		-	0	f <sub>TIMxCLK</sub> /2	MHz	
'EXT	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 80 MHz	0	40	MHz	
Res <sub>TIM</sub>	Timer resolution	TIMx (except TIM2 and TIM5)	-	16	bit	
		TIM2 and TIM5	-	32		
t	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>	
COUNTER	period	f <sub>TIMxCLK</sub> = 80 MHz	0.0125	819.2	μs	
t	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>	
t <sub>MAX_COUNT</sub>	with 32-bit counter	f <sub>TIMxCLK</sub> = 80 MHz	-	53.68	S	

Table 91. TIMx<sup>(1)</sup> characteristics

1. TIMx, is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.

Table 92. IWDG min/max timeout	period at 32 kHz	(LSI) <sup>(1)</sup>
--------------------------------	------------------	----------------------

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

1. The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0512	3.2768	
2	1	0.1024	6.5536	me
4	2	0.2048	13.1072	1115
8	3	0.4096	26.2144	

|--|



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Slave mode 2.7 V < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	13	15.5	
t <sub>v(SO)</sub>		Slave mode 1.71 V < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	13	26.5	
	Data output valid time	Slave mode 1.71 V < V <sub>DD</sub> < 3.6 V Voltage Range 2	-	13	30	ns
-		Slave mode 1.08 V < V <sub>DDIO2</sub> < 1.32 V <sup>(3)</sup>	-	26	60	
t <sub>v(MO)</sub>		Master mode	-	4.5	6	
th(SO)	Data output hold time	Slave mode 1.71 V < $V_{DD}$ < 3.6 V	7	-	-	
th(MO)		Master mode	0	-	-	

Table 95. SPI characteristics <sup>(1)</sup>	(continued)
--	-------------

1. Guaranteed by characterization results.

2. Maximum frequency in Slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty(SCK) = 50 %.

3. SPI mapped on Port G.







Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub> -0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> +0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	0.5	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)	-	4	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)	0	-	ne
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to FMC_NWE low	-	1.5	115
t <sub>d(CLKH-NWEH)</sub>	FMC_CLK high to FMC_NWE high	T <sub>HCLK</sub> +1	-	
t <sub>d(CLKL-Data)</sub>	FMC_D[15:0] valid data after FMC_CLK low	-	3	
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to FMC_NBL low	1.5	-	
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high	T <sub>HCLK</sub> +0.5	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	2	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	3.5	-	

Table 113. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup>

1. CL = 30 pF.

2. Guaranteed by characterization results.

#### NAND controller waveforms and timings

*Figure 51* through *Figure 54* represent synchronous waveforms, and *Table 114* and *Table 115* provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- COM.FMC\_SetupTime = 0x01
- COM.FMC\_WaitSetupTime = 0x03
- COM.FMC\_HoldSetupTime = 0x02
- COM.FMC\_HiZSetupTime = 0x01
- ATT.FMC\_SetupTime = 0x01
- ATT.FMC\_WaitSetupTime = 0x03
- ATT.FMC\_HoldSetupTime = 0x02
- ATT.FMC\_HiZSetupTime = 0x01
- Bank = FMC\_Bank\_NAND
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b
- ECC = FMC\_ECC\_Enable
- ECCPageSize = FMC\_ECCPageSize\_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the  $T_{\text{HCLK}}$  is the HCLK clock period.



DocID029173 Rev 1

The following examples show how to calculate the temperature range needed for a given application.

#### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 82$  °C (measured according to JESD51-2),  $I_{DDmax} = 50$  mA,  $V_{DD} = 3.5$  V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8$  mA,  $V_{OL} = 0.4$  V and maximum 8 I/Os used at the same time in output at low level with  $I_{OL} = 20$  mA,  $V_{OL} = 1.3$  V

P<sub>INTmax</sub> = 50 mA × 3.5 V= 175 mW

P<sub>IOmax</sub> = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives:  $P_{INTmax}$  = 175 mW and  $P_{IOmax}$  = 272 mW:

```
P<sub>Dmax</sub> = 175 + 272 = 447 mW
```

Using the values obtained in *Table 129*  $T_{Jmax}$  is calculated as follows:

– For LQFP100, 42 °C/W

T<sub>Jmax</sub> = 82 °C + (42 °C/W × 447 mW) = 82 °C + 18.774 °C = 100.774 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C) see Section 8: Part numbering.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Part numbering).

Note: With this given  $P_{Dmax}$  we can find the  $T_{Amax}$  allowed for a given device temperature range (order code suffix 6 or 7).

Suffix 6:  $T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \text{ mW}) = 105-18.774 = 86.226 ^{\circ}C$ Suffix 7:  $T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \text{ mW}) = 125-18.774 = 106.226 ^{\circ}C$ 

#### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 100 °C (measured according to JESD51-2), I<sub>DDmax</sub> = 20 mA, V<sub>DD</sub> = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V

P<sub>INTmax</sub> = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ 

This gives:  $P_{INTmax}$  = 70 mW and  $P_{IOmax}$  = 64 mW:

```
P<sub>Dmax</sub> = 70 + 64 = 134 mW
```

Thus: P<sub>Dmax</sub> = 134 mW

Using the values obtained in *Table 129* T<sub>Jmax</sub> is calculated as follows:

For LQFP100, 42 °C/W

T<sub>.Imax</sub> = 100 °C + (42 °C/W × 134 mW) = 100 °C + 5.628 °C = 105.628 °C

This is above the range of the suffix 6 version parts ( $-40 < T_{1} < 105 \text{ °C}$ ).

