

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | AVR   |
| Core Size                  | 8/16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART, USB                                |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                  |
| Number of I/O              | 34  |
| Program Memory Size        | 128KB (64K x 16)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 2K x 8  |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 3.6V   |
| Data Converters            | A/D 12x12b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-VFQFN Exposed Pad  |
| Supplier Device Package    | 44-VQFN (7x7)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/atxmega128a4u-mhr |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

a 1kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the device. This oscillator can be selected as the clock source for the RTC.

#### 10.3.2 32.768kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768kHz output and a 1.024kHz output.

#### 10.3.3 32.768kHz Crystal Oscillator

A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.

#### 10.3.4 0.4 - 16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within 0.4 - 16MHz.

#### 10.3.5 2MHz Run-time Calibrated Internal Oscillator

The 2MHz run-time calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. A DFLL can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy.

#### 10.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30MHz and 55MHz. The production signature row contains 48MHz calibration values intended used when the oscillator is used a full-speed USB clock source.

#### 10.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 can be used as input for an external clock signal. The TOSC1 and TOSC2 pins is dedicated to driving a 32.768kHz crystal oscillator.

#### 10.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a userselectable multiplication factor of from 1 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.



## 11. Power Management and Sleep Modes

## 11.1 Features

- · Power management for adjusting power consumption and functions
- Five sleep modes
  - Idle
  - Power down
  - Power save
  - Standby
  - Extended standby
- Power reduction register to disable clock and turn off unused peripherals in active and idle modes

## 11.2 Overview

Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements. This enables the Atmel AVR XMEGA microcontroller to stop unused modules to save power.

All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to active mode.

In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power management than sleep modes alone.

### 11.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power. XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for four cycles before execution starts.

The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device will reset, start up, and execute from the reset vector.

#### 11.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed), but all peripherals, including the interrupt controller, event system and DMA controller are kept running. Any enabled interrupt will wake the device.

#### 11.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the two-wire interface address match interrupt, asynchronous port interrupts, and the USB resume interrupt.



# 16. TC0/1 – 16-bit Timer/Counter Type 0 and 1

## 16.1 Features

- Five 16-bit timer/counters
  - Three timer/counters of type 0
  - Two timer/counters of type 1
  - Split-mode enabling two 8-bit timer/counter from each timer/counter type 0
- 32-bit timer/counter support by cascading two timer/counters
- Up to four compare or capture (CC) channels
  - Four CC channels for timer/counters of type 0
  - Two CC channels for timer/counters of type 1
- Double buffered timer period setting
- Double buffered capture or compare channels
- Waveform generation:
  - Frequency generation
  - Single-slope pulse width modulation
  - Dual-slope pulse width modulation
- Input capture:
  - Input capture with noise cancelling
  - Frequency capture
  - Pulse width capture
  - 32-bit input capture
- Timer overflow and error interrupts/events
- One compare match or input capture interrupt/event per CC channel
- Can be used with event system for:
  - Quadrature decoding
  - Count and direction control
  - Capture
- Can be used with DMA and to trigger DMA transactions
- High-resolution extension
  - Increases frequency and waveform resolution by 4x (2-bit) or 8x (3-bit)
- Advanced waveform extension:
  - Low- and high-side output with programmable dead-time insertion (DTI)
- Event controlled fault protection for safe disabling of drivers

## 16.2 Overview

Atmel AVR XMEGA devices have a set of five flexible 16-bit Timer/Counters (TC). Their capabilities include accurate program execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit capture.

A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC channels can be used together with the base counter to do compare match control, frequency generation, and pulse width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either capture or compare functions, but cannot perform both at the same time.

A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system. The event system can also be used for direction control and capture trigger or to synchronize operations.




#### Table 36-3. Operating voltage and frequency.

| Symbol             | Parameter           | Condition              | Min. | Тур. | Max. | Units |
|--------------------|---------------------|------------------------|------|------|------|-------|
|                    | CPU clock frequency | V <sub>CC</sub> = 1.6V | 0    |      | 12   |       |
| CIL                |                     | V <sub>CC</sub> = 1.8V | 0    |      | 12   | MHz   |
| Clk <sub>CPU</sub> |                     | V <sub>CC</sub> = 2.7V | 0    |      | 32   |       |
|                    |                     | V <sub>CC</sub> = 3.6V | 0    |      | 32   |       |

The maximum CPU clock frequency depends on V<sub>CC</sub>. As shown in Figure 36-1 the Frequency vs. V<sub>CC</sub> curve is linear between  $1.8V < V_{CC} < 2.7V$ .

#### Figure 36-1. Maximum Frequency vs. V<sub>cc</sub>.



## 36.1.3 Current consumption

| Symbol | Parameter                                  | Condition                                 |                        | Min. | Тур. | Max. | Unit |
|--------|--|---|------------------------|------|------|------|------|
|        |  |   | V <sub>CC</sub> = 1.8V |      | 40   |      |      |
|        |  | 32kHz, Ext. Clk                           | V <sub>CC</sub> = 3.0V |      | 80   |      | -    |
|        |  |   | V <sub>CC</sub> = 1.8V |      | 230  |      | μA   |
|        | Active power<br>consumption <sup>(1)</sup> | 1MHz, Ext. Clk                            | V <sub>CC</sub> = 3.0V |      | 480  |      |      |
|        |  |   | V <sub>CC</sub> = 1.8V |      | 430  | 600  | -    |
|        |  | 2MHz, Ext. Clk                            |                        |      | 0.9  | 1.4  |      |
|        |  | 32MHz, Ext. Clk                           | V <sub>CC</sub> = 3.0V |      | 9.6  | 12   | mA   |
|        |  |   | V <sub>CC</sub> = 1.8V |      | 2.4  |      |      |
|        |  | 32kHz, Ext. Clk                           | V <sub>CC</sub> = 3.0V |      | 3.9  |      | -    |
|        |  |   | V <sub>CC</sub> = 1.8V |      | 62   |      |      |
|        | Idle power<br>consumption <sup>(1)</sup>   | 1MHz, Ext. Clk                            | V <sub>CC</sub> = 3.0V |      | 118  |      | μA   |
|        | Concernption                               |   | V <sub>CC</sub> = 1.8V |      | 125  | 225  |      |
|        |  | 2MHz, Ext. Clk                            |                        |      | 240  | 350  | -    |
|        |  | 32MHz, Ext. Clk                           | V <sub>CC</sub> = 3.0V |      | 3.8  | 5.5  | mA   |
| CC     |  | T = 25°C                                  |                        |      | 0.1  | 1.0  |      |
|        |  | T = 85°C                                  | V <sub>CC</sub> = 3.0V |      | 1.2  | 4.5  |      |
|        |  | T = 105°C                                 |                        |      | 3.5  | 6.0  |      |
|        | Power-down power consumption               | WDT and Sampled BOD enabled,<br>T = 25°C  |                        |      | 1.3  | 3.0  | μA   |
|        |  | WDT and Sampled BOD enabled,<br>T = 85°C  | V <sub>CC</sub> = 3.0V |      | 2.4  | 6.0  | -    |
|        |  | WDT and Sampled BOD enabled,<br>T = 105°C | -                      |      | 4.5  | 8.0  | -    |
|        |  | RTC from ULP clock, WDT and sampled       | V <sub>CC</sub> = 1.8V |      | 1.2  |      |      |
|        |  | BOD enabled, $T = 25^{\circ}C$            | V <sub>CC</sub> = 3.0V |      | 1.3  |      |      |
|        | Power-save power                           | RTC from 1.024kHz low power               | V <sub>CC</sub> = 1.8V |      | 0.6  | 2.0  |      |
|        | consumption <sup>(2)</sup>                 | 32.768kHz TOSC, T = 25°C                  | V <sub>CC</sub> = 3.0V |      | 0.7  | 2.0  | μA   |
|        |  | RTC from low power 32.768kHz TOSC,        | V <sub>CC</sub> = 1.8V |      | 0.8  | 3.0  |      |
|        |  | T = 25°C                                  | V <sub>CC</sub> = 3.0V |      | 1.0  | 3.0  |      |
|        | Reset power consumption                    | Current through RESET pin substracted     | V <sub>CC</sub> = 3.0V |      | 320  |      | μA   |

| Table 36-4. | Current consumption for Active mode and sleep modes. |
|-------------|--|
|-------------|--|

2. Maximum limits are based on characterization, and not tested in production.

## 36.2 ATxmega32A4U

#### 36.2.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 36-33 may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Table 36-33. | Absolute | maximum | ratings. |
|--------------|----------|---------|----------|
|--------------|----------|---------|----------|

| Symbol           | Parameter  | Condition | Min. | Тур. | Max.                 | Units |
|------------------|--|-----------|------|------|----------------------|-------|
| V <sub>CC</sub>  | Power supply voltage   |           | -0.3 |      | 4                    | V     |
| I <sub>VCC</sub> | Current into a V <sub>CC</sub> pin                             |           |      |      | 200                  | mA    |
| I <sub>GND</sub> | Current out of a Gnd pin                                       |           |      |      | 200                  | mA    |
| V <sub>PIN</sub> | Pin voltage with respect to Gnd and $\mathrm{V}_{\mathrm{CC}}$ |           | -0.5 |      | V <sub>CC</sub> +0.5 | V     |
| I <sub>PIN</sub> | I/O pin sink/source current                                    |           | -25  |      | 25                   | mA    |
| T <sub>A</sub>   | Storage temperature  |           | -65  |      | 150                  | °C    |
| Tj               | Junction temperature   |           |      |      | 150                  | °C    |

#### 36.2.2 General Operating Ratings

The device must operate within the ratings listed in Table 36-34 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 36-34. General operating conditions.

| Symbol           | Parameter             | Condition | Min. | Тур. | Max. | Units |
|------------------|-----------------------|-----------|------|------|------|-------|
| V <sub>CC</sub>  | Power supply voltage  |           | 1.60 |      | 3.6  | V     |
| AV <sub>CC</sub> | Analog supply voltage |           | 1.60 |      | 3.6  | V     |
| T <sub>A</sub>   | Temperature range     |           | -40  |      | 85   | °C    |
| Tj               | Junction temperature  |           | -40  |      | 105  | °C    |

#### Table 36-35. Operating voltage and frequency.

| Symbol             | Parameter           | Condition              | Min. | Тур. | Max. | Units  |
|--------------------|---------------------|------------------------|------|------|------|--------|
| Clk <sub>CPU</sub> | CPU clock frequency | V <sub>CC</sub> = 1.6V | 0    |      | 12   |        |
|                    |                     | V <sub>CC</sub> = 1.8V | 0    |      | 12   | MHz    |
|                    |                     | V <sub>CC</sub> = 2.7V | 0    |      | 32   | IVITIZ |
|                    |                     | V <sub>CC</sub> = 3.6V | 0    |      | 32   |        |

The maximum CPU clock frequency depends on V<sub>CC</sub>. As shown in Figure 36-8 the Frequency vs. V<sub>CC</sub> curve is linear between  $1.8V < V_{CC} < 2.7V$ .

Table 36-60. External clock with prescaler <sup>(1)</sup>for system clock.

| Parameter   | Condition   | Min.  | Тур.   | Max.  | Units   |
|---|---|---|--|---|---|
| Clock Frequency <sup>(2)</sup>                    | V <sub>CC</sub> = 1.6 - 1.8V  | 0   |  | 90  | MHz   |
|   | V <sub>CC</sub> = 2.7 - 3.6V  | 0   |  | 142   |   |
|   | V <sub>CC</sub> = 1.6 - 1.8V  | 11  |  |   |   |
| Clock Period                                      | V <sub>CC</sub> = 2.7 - 3.6V  | 7   |  |   | ns  |
| Clock High Time                                   | V <sub>CC</sub> = 1.6 - 1.8V  | 4.5   |  |   | 20  |
|   | V <sub>CC</sub> = 2.7 - 3.6V  | 2.4   |  |   | – ns  |
| Clock Low Time                                    | V <sub>CC</sub> = 1.6 - 1.8V  | 4.5   |  |   |   |
|   | V <sub>CC</sub> = 2.7 - 3.6V  | 2.4   |  |   | ns  |
| Disc Time (for maximum fraguency)                 | V <sub>CC</sub> = 1.6 - 1.8V  |   |  | 1.5   | 20  |
| Rise fille (lot maximum requency)                 | V <sub>CC</sub> = 2.7 - 3.6V  |   |  | 1.0   | – ns  |
| Fall Time (for maximum fraguanau)                 | V <sub>CC</sub> = 1.6 - 1.8V  |   |  | 1.5   |   |
|   | V <sub>CC</sub> = 2.7 - 3.6V  |   |  | 1.0   | ns  |
| Change in period from one clock cycle to the next |   |   |  | 10  | %   |
|   | Clock Frequency <sup>(2)</sup><br>Clock Period<br>Clock High Time<br>Clock Low Time<br>Rise Time (for maximum frequency)<br>Fall Time (for maximum frequency) | $\begin{split} & \begin{array}{l} \label{eq:constraint} \mbox{Period} & \begin{array}{l} \mbox{V}_{\rm CC} = 1.6 - 1.8 \mbox{V} \\ \mbox{V}_{\rm CC} = 2.7 - 3.6 \mbox{V} \\ \mbox{V}_{\rm CC} = 1.6 - 1.8 \mbox{V} \\ \mbox{V}_{\rm CC} = 2.7 - 3.6 \mbox{V} \\ \mbox{V}_{\rm CC} = 1.6 - 1.8 \mbox{V} \\ \mbox{V}_{\rm CC} = 2.7 - 3.6 \mbox{V} \\ \mb$ | $\begin{array}{c} \label{eq:constraints} \begin{tabular}{ c c c c } & V_{\rm CC} = 1.6 - 1.8V & 0 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 0 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 11 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 7 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 7 \\ \hline V_{\rm CC} = 1.6 - 1.8V & 4.5 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 4.5 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 1.6 - 1.8V & 4.5 \\ \hline V_{\rm CC} = 2.7 - 3.6V & 2.4 \\ \hline V_{\rm CC} = 2$ | $\begin{array}{c} \label{eq:constraints} \begin{tabular}{ c c c c } & V_{CC} = 1.6 - 1.8V & 0 & & & & & & & & & & & & & & & & & $ | $\begin{array}{ c c c c } \hline V_{\rm CC} = 1.6 & -1.8V & 0 & 0 & 90 \\ \hline V_{\rm CC} = 2.7 & -3.6V & 0 & 142 \\ \hline V_{\rm CC} = 2.7 & -3.6V & 11 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & $ |

The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

#### 36.2.14.7 External 16MHz crystal oscillator and XOSC characteristic

#### Table 36-61. External 16MHz crystal oscillator and XOSC characteristics.

| Symbol | Parameter             | Condition  |                     | Min. | Тур.   | Max. | Units |
|--------|-----------------------|------------|---------------------|------|--------|------|-------|
|        |                       | XOSCPWR=0  | FRQRANGE=0          |      | <10    |      |       |
|        | Cycle to cycle jitter | XUSCPWR=0  | FRQRANGE=1, 2, or 3 |      | <1     |      | ns    |
|        |                       | XOSCPWR=1  |                     |      | <1     |      |       |
|        |                       | XOSCPWR=0  | FRQRANGE=0          |      | <6     |      |       |
|        | Long term jitter      | X03CF WK-0 | FRQRANGE=1, 2, or 3 |      | <0.5   |      | ns    |
|        |                       | XOSCPWR=1  |                     |      | <0.5   |      |       |
|        |                       |            | FRQRANGE=0          |      | <0.1   |      |       |
|        | Fraguanay             | XOSCPWR=0  | FRQRANGE=1          |      | <0.05  |      | %     |
|        | Frequency error       |            | FRQRANGE=2 or 3     |      | <0.005 |      | 70    |
|        |                       | XOSCPWR=1  |                     |      | <0.005 |      |       |
|        |                       |            | FRQRANGE=0          |      | 40     |      |       |
|        |                       | XOSCPWR=0  | FRQRANGE=1          |      | 42     |      | %     |
|        | Duty cycle            |            | FRQRANGE=2 or 3     |      | 45     |      | /0    |
|        |                       | XOSCPWR=1  |                     |      | 48     |      |       |

#### 36.3.6 ADC characteristics

Table 36-72. Power supply, reference and input range.

| Symbol              | Parameter                   | Condition                        | Min.                  | Тур. | Max.                   | Units |
|---------------------|-----------------------------|----------------------------------|-----------------------|------|------------------------|-------|
| AV <sub>CC</sub>    | Analog supply voltage       |                                  | V <sub>CC</sub> - 0.3 |      | V <sub>CC</sub> + 0.3  | V     |
| V <sub>REF</sub>    | Reference voltage           |                                  | 1.0                   |      | AV <sub>CC</sub> - 0.6 | V     |
| R <sub>in</sub>     | Input resistance            | Switched                         |                       | 4.0  |                        | kΩ    |
| C <sub>sample</sub> | Input capacitance           | Switched                         |                       | 4.4  |                        | pF    |
| R <sub>AREF</sub>   | Reference input resistance  | (leakage only)                   |                       | >10  |                        | MΩ    |
| C <sub>AREF</sub>   | Reference input capacitance | Static load                      |                       | 7.0  |                        | pF    |
| V <sub>IN</sub>     | Input range                 |                                  | -0.1                  |      | AV <sub>CC</sub> +0.1  | V     |
|                     | Conversion range            | Differential mode, Vinp - Vinn   | -V <sub>REF</sub>     |      | V <sub>REF</sub>       | V     |
|                     | Conversion range            | Single ended unsigned mode, Vinp | -ΔV                   |      | $V_{REF}$ - $\Delta V$ | V     |
| ΔV                  | Fixed offset voltage        |                                  |                       | 190  |                        | lsb   |

## Table 36-73. Clock and timing.

| Symbol             | Parameter                 | Condition  | Min. | Тур. | Max. | Units                        |  |
|--------------------|---------------------------|--|------|------|------|------------------------------|--|
| Clk <sub>ADC</sub> | ADC clock frequency       | Maximum is 1/4 of peripheral clock<br>frequency    | 100  |      | 2000 | kHz                          |  |
|                    |                           | Measuring internal signals                         | 100  |      | 125  |                              |  |
|                    |                           | Current limitation (CURRLIMIT) off                 | 100  |      | 2000 |                              |  |
| f                  | Sampla rata               | CURRLIMIT = LOW                                    | 100  |      | 1500 | kapa                         |  |
| f <sub>ADC</sub>   | Sample rate               | CURRLIMIT = MEDIUM                                 | 100  |      | 1000 | ksps                         |  |
|                    |                           | CURRLIMIT = HIGH                                   | 100  |      | 500  | _                            |  |
|                    | Sampling time             | 1/2 Clk <sub>ADC</sub> cycle                       | 0.25 |      | 5    | μs                           |  |
|                    | Conversion time (latency) | (RES+2)/2+(GAIN !=0)<br>RES (Resolution) = 8 or 12 | 5    |      | 8    | Clk <sub>ADC</sub><br>cycles |  |
|                    | Start-up time             | ADC clock cycles                                   |      | 12   | 24   | Clk <sub>ADC</sub><br>cycles |  |
|                    | ADC settling time         | After changing reference or input mode             |      | 7    | 7    | Clk <sub>ADC</sub>           |  |
|                    | ADC settling time         | After ADC flush                                    |      | 1    | 1    | cycles                       |  |

Table 36-124. External clock with prescaler <sup>(1)</sup>for system clock.


| Symbol            | Parameter   | Condition                    | Min. | Тур. | Max. | Units |
|-------------------|---|------------------------------|------|------|------|-------|
| 1/t <sub>CK</sub> | Clock Frequency <sup>(2)</sup>                    | V <sub>CC</sub> = 1.6 - 1.8V | 0    |      | 90   | MHz   |
|                   |   | V <sub>CC</sub> = 2.7 - 3.6V | 0    |      | 142  |       |
| t <sub>ск</sub>   | Clock Period                                      | V <sub>CC</sub> = 1.6 - 1.8V | 11   |      |      | ns    |
|                   |   | V <sub>CC</sub> = 2.7 - 3.6V | 7    |      |      |       |
|                   | Clock High Time                                   | V <sub>CC</sub> = 1.6 - 1.8V | 4.5  |      |      | ns    |
| t <sub>CH</sub>   |   | V <sub>CC</sub> = 2.7 - 3.6V | 2.4  |      |      |       |
|                   | Clock Low Time                                    | V <sub>CC</sub> = 1.6 - 1.8V | 4.5  |      |      | ns    |
| t <sub>CL</sub>   |   | V <sub>CC</sub> = 2.7 - 3.6V | 2.4  |      |      |       |
| t <sub>CR</sub>   | Rise Time (for maximum frequency)                 | V <sub>CC</sub> = 1.6 - 1.8V |      |      | 1.5  | ns    |
|                   |   | V <sub>CC</sub> = 2.7 - 3.6V |      |      | 1.0  |       |
| t <sub>CF</sub>   | Fall Time (for maximum frequency)                 | V <sub>CC</sub> = 1.6 - 1.8V |      |      | 1.5  | ns    |
|                   |   | V <sub>CC</sub> = 2.7 - 3.6V |      |      | 1.0  |       |
| $\Delta t_{CK}$   | Change in period from one clock cycle to the next |                              |      |      | 10   | %     |


Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.


2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.


#### 36.4.14.7 External 16MHz crystal oscillator and XOSC characteristic

| Symbol | Parameter             | Condition |                     | Min. | Тур.   | Max. | Units |
|--------|-----------------------|-----------|---------------------|------|--------|------|-------|
|        |                       | XOSCPWR=0 | FRQRANGE=0          |      | <10    |      | ns    |
|        | Cycle to cycle jitter |           | FRQRANGE=1, 2, or 3 |      | <1     |      |       |
|        |                       | XOSCPWR=1 |                     |      | <1     |      |       |
|        | Long term jitter      | XOSCPWR=0 | FRQRANGE=0          |      | <6     |      | ns    |
|        |                       |           | FRQRANGE=1, 2, or 3 |      | <0.5   |      |       |
|        |                       | XOSCPWR=1 |                     |      | <0.5   |      |       |
|        | Frequency error       | XOSCPWR=0 | FRQRANGE=0          |      | <0.1   |      | %     |
|        |                       |           | FRQRANGE=1          |      | <0.05  |      |       |
|        |                       |           | FRQRANGE=2 or 3     |      | <0.005 |      |       |
|        |                       | XOSCPWR=1 |                     |      | <0.005 |      |       |












#### 37.1.2 I/O Pin Characteristics

#### 37.1.2.1 Pull-up












Figure 37-56. Analog comparator current source vs. calibration value. *Temperature* = 25°C.




Figure 37-57. Analog comparator current source vs. calibration value.  $V_{cc} = 3.0V.$ 








Figure 37-58. Voltage scaler INL vs. SCALEFAC.  $T = 25 \, ^{\circ}C$ ,  $V_{CC} = 3.0V$ .





#### 37.1.6 Internal 1.0V reference Characteristics
















Figure 37-148. Reset pin pull-up resistor current vs. reset pin voltage.




Figure 37-149. Reset pin pull-up resistor current vs. reset pin voltage.




Figure 37-162. 32MHz internal oscillator CALA calibration step size.




Figure 37-163. 32MHz internal oscillator frequency vs. CALB calibration value.  $V_{cc} = 3.0V$ .






Figure 37-299. Noise vs.  $V_{REF}$ T = 25 °C,  $V_{CC}$  = 3.6V, ADC sampling speed = 500ksps












Figure 37-309. Analog comparator current source vs. calibration value.





Figure 37-310. Voltage scaler INL vs. SCALEFAC.  $T = 25 \circ C$ ,  $V_{cc} = 3.0V$ .



## 38.4 ATxmega128A4U

#### 38.4.1 rev. A

- ADC may have missing codes in SE unsigned mode at low temp and low Vcc
- ADC may have missing codes in SE unsigned mode at low temp and low Vcc The ADC may have missing codes i single ended (SE) unsigned mode below 0C when Vcc is below 1.8V.

#### Problem fix/Workaround

Use the ADC in SE signed mode.



## 39. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

## 39.1 8387H - 09/2014

| 1. | Updated "Ordering Information" on page 2. Added ordering information for ATxmega16A4U/32A4U/64A4U/128A4U @ 105°C   |
|----|--|
| 2. | Updated the Application Table Section from 4K/4K/4K/4K to 8K/4K/4K/4K in the Figure 7-1 on page 14   |
| 3. | Updated Table 36-4 on page 74, Table 36-36 on page 95, Table 36-68 on page 117 and Table 36-100 on page 139. Added Icc Power-down power consumption for T=105°C for all functions disabled and for WDT and sampled BOD enabled |
| 4. | Updated Table 36-20 on page 84, Table 36-52 on page 105, Table 36-84 on page 127 and Table 36-116 on page 149. Updated all tables to include values for T=85°C and T=105°C. Removed T=55°C                                     |
| 5. | Added 105°C Typical Characterization plots for:<br>ATxmega16A4U<br>ATxmega32A4U<br>ATxmega64A4U<br>ATxmega128A4U   |
| 6. | Changed Vcc to AVcc in Figure 28-1 on page 50 and in the text in Section 28. "ADC – 12-bit Analog to Digital Converter" on page 49 and Section 30. "AC – Analog Comparator" on page 53.  |
| 7. | Changed values for 128A4U in Table 7-3 on page 17. Page size = 128, FWORD = Z(6:0)   |

8. Changed unit notation for parameter t<sub>SU;DAT</sub> to ns in Table 36-32 on page 92, Table 36-64 on page 113, and Table 36-128 on page 157.

## 39.2 8387G - 03/2014

| 1. | Removed "Preliminary" from the datasheet |
|----|--|

2. Updated "Errata" on page 327: added ERRATA "Rev. D" and "Rev. C" for "ATxmega64A4U" on page 329

### 39.3 8387F - 01/2014

- 1. Removed JTAG references from the datasheet
- 2. Updated Figure 30-1 on page 54. The positive Mux has two "Input" while the negative Mux has four "Input"

## 39.4 8387E - 11/2013

1. Updated Flash size column in "Ordering Information" on page 2 for: ATxmega128A4U-AU, ATxmega128A4U-AUR, ATxmega128A4U-MHR and ATxmega128A4U-MHR