




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                |
| Core Processor             | AVR                                                                                                                                                                   |
| Core Size                  | 8/16-Bit                                                                                                                                                              |
| Speed                      | 32MHz                                                                                                                                                                 |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART, USB                                                                                                                          |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                            |
| Number of I/O              | 34                                                                                                                                                                    |
| Program Memory Size        | 128KB (64K x 16)                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                                 |
| EEPROM Size                | 2K x 8                                                                                                                                                                |
| RAM Size                   | 8K x 8                                                                                                                                                                |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 3.6V                                                                                                                                                           |
| Data Converters            | A/D 12x12b; D/A 2x12b                                                                                                                                                 |
| Oscillator Type            | Internal                                                                                                                                                              |
| Operating Temperature      | 0°C ~ 105°C (TA)                                                                                                                                                      |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 44-VFQFN Exposed Pad                                                                                                                                                  |
| Supplier Device Package    | 44-VQFN (7x7)                                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atxmega128a4u-mnr">https://www.e-xfl.com/product-detail/microchip-technology/atxmega128a4u-mnr</a> |

## 18. AWeX – Advanced Waveform Extension

### 18.1 Features

- Waveform output with complementary output from each compare channel
- Four dead-time insertion (DTI) units
  - 8-bit resolution
  - Separate high and low side dead-time setting
  - Double buffered dead time
  - Optionally halts timer during dead-time insertion
- Pattern generation unit creating synchronised bit pattern across the port pins
  - Double buffered pattern generation
  - Optional distribution of one compare channel output across the port pins
- Event controlled fault protection for instant and predictable fault triggering

### 18.2 Overview

The advanced waveform extension (AWeX) provides extra functions to the timer/counter in waveform generation (WG) modes. It is primarily intended for use with different types of motor control and other power control applications. It enables low- and high side output with dead-time insertion and fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.

Each of the waveform generator outputs from the timer/counter 0 are split into a complimentary pair of outputs when any AWeX features are enabled. These output pairs go through a dead-time insertion (DTI) unit that generates the non-inverted low side (LS) and inverted high side (HS) of the WG output with dead-time insertion between LS and HS switching. The DTI output will override the normal port value according to the port override setting.

The pattern generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In addition, the WG output from compare channel A can be distributed to and override all the port pins. When the pattern generator unit is enabled, the DTI unit is bypassed.

The fault protection unit is connected to the event system, enabling any event to trigger a fault condition that will disable the AWeX output. The event system ensures predictable and instant fault reaction, and gives flexibility in the selection of fault triggers.

The AWeX is available for TCC0. The notation of this is AWEXC.

## 27. CRC – Cyclic Redundancy Check Generator

### 27.1 Features

- Cyclic redundancy check (CRC) generation and checking for
  - Communication data
  - Program or data in flash memory
  - Data in SRAM and I/O memory space
- Integrated with flash memory, DMA controller and CPU
  - Continuous CRC on data going through a DMA channel
  - Automatic CRC of the complete or a selectable range of the flash memory
  - CPU can load data to the CRC generator through the I/O interface
- CRC polynomial software selectable to
  - CRC-16 (CRC-CCITT)
  - CRC-32 (IEEE 802.3)
- Zero remainder detection

### 27.2 Overview

A cyclic redundancy check (CRC) is an error detection technique test algorithm used to find accidental errors in data, and it is commonly used to determine the correctness of a data transmission, and data present in the data and program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that can be appended to the data and used as a checksum. When the same data are later received or read, the device or application repeats the calculation. If the new CRC result does not match the one calculated earlier, the block contains a data error. The application will then detect this and may take a corrective action, such as requesting the data to be sent again or simply not using the incorrect data.

Typically, an n-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than n bits (any single alteration that spans no more than n bits of the data), and will detect the fraction  $1-2^{-n}$  of all longer error bursts. The CRC module in Atmel AVR XMEGA devices supports two commonly used CRC polynomials; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3).

- **CRC-16:**

|             |                       |
|-------------|-----------------------|
| Polynomial: | $x^{16}+x^{12}+x^5+1$ |
| Hex value:  | 0x1021                |

- **CRC-32:**

|             |                                                                                   |
|-------------|-----------------------------------------------------------------------------------|
| Polynomial: | $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$ |
| Hex value:  | 0x04C11DB7                                                                        |

## 30. AC – Analog Comparator

### 30.1 Features

- Two Analog Comparators (ACs)
- Selectable propagation delay versus current consumption
- Selectable hysteresis
  - No
  - Small
  - Large
- Analog comparator output available on pin
- Flexible input selection
  - All pins on the port
  - Output from the DAC
  - Bandgap reference voltage
  - A 64-level programmable voltage scaler of the internal  $AV_{CC}$  voltage
- Interrupt and event generation on:
  - Rising edge
  - Falling edge
  - Toggle
- Window function interrupt and event generation on:
  - Signal above window
  - Signal inside window
  - Signal below window
- Constant current source with configurable output pin selection

### 30.2 Overview

The analog comparator (AC) compares the voltage levels on two inputs and gives a digital output based on this comparison. The analog comparator may be configured to generate interrupt requests and/or events upon several different combinations of input change.

Two important properties of the analog comparator's dynamic behavior are: hysteresis and propagation delay. Both of these parameters may be adjusted in order to achieve the optimal operation for each application.

The input selection includes analog port pins, several internal signals, and a 64-level programmable voltage scaler. The analog comparator output state can also be output on a pin for use by external devices.

A constant current source can be enabled and output on a selectable pin. This can be used to replace, for example, external resistors used to charge capacitors in capacitive touch sensing applications.

The analog comparators are always grouped in pairs on each port. These are called analog comparator 0 (AC0) and analog comparator 1 (AC1). They have identical behavior, but separate control registers. Used as pair, they can be set in window mode to compare a signal to a voltage range instead of a voltage level.

PORTA has one AC pair. Notation is ACA.



**Table 32-3. Port C - alternate functions.**

| PORT C | PIN # | INTERRUPT      | TCC0<br>(1)(2) | AWEXC  | TCC1 | USART<br>C0 <sup>(3)</sup> | USART<br>C1 | SPIC <sup>(4)</sup> | TWIC | TWIC<br>w/ext<br>driver | CLOCKOUT<br>(5)    | EVENTOUT<br>(6) |
|--------|-------|----------------|----------------|--------|------|----------------------------|-------------|---------------------|------|-------------------------|--------------------|-----------------|
| GND    | 8     |                |                |        |      |                            |             |                     |      |                         |                    |                 |
| VCC    | 9     |                |                |        |      |                            |             |                     |      |                         |                    |                 |
| PC0    | 10    | SYNC           | OC0A           | OC0ALS |      |                            |             |                     | SDA  | SDAIN                   |                    |                 |
| PC1    | 11    | SYNC           | OC0B           | OC0AHS |      | XCK0                       |             |                     | SCL  | SCLIN                   |                    |                 |
| PC2    | 12    | SYNC/<br>ASYNC | OC0C           | OC0BLS |      | RXD0                       |             |                     |      | SDAOUT                  |                    |                 |
| PC3    | 13    | SYNC           | OC0D           | OC0BHS |      | TXD0                       |             |                     |      | SCLOUT                  |                    |                 |
| PC4    | 14    | SYNC           |                | OC0CLS | OC1A |                            |             | SS                  |      |                         |                    |                 |
| PC5    | 15    | SYNC           |                | OC0CHS | OC1B |                            | XCK1        | MOSI                |      |                         |                    |                 |
| PC6    | 16    | SYNC           |                | OC0DLS |      |                            | RXD1        | MISO                |      |                         | clk <sub>RTC</sub> |                 |
| PC7    | 17    | SYNC           |                | OC0DHS |      |                            | TXD1        | SCK                 |      |                         | clk <sub>PER</sub> | EVOUT           |

- Notes:
1. Pin mapping of all TC0 can optionally be moved to high nibble of port
  2. If TC0 is configured as TC2 all eight pins can be used for PWM output.
  3. Pin mapping of all USART0 can optionally be moved to high nibble of port.
  4. Pins MOSI and SCK for all SPI can optionally be swapped.
  5. CLKOUT can optionally be moved between port C, D and E and between pin 4 and 7.
  6. EVOUT can optionally be moved between port C, D and E and between pin 4 and 7.


**Table 32-4. Port D - alternate functions.**

| PORT D | PIN # | INTERRUPT  | TCD0 | TCD1 | USB | USARTD0 | USARTD1 | SPID | CLOCKOUT           | EVENTOUT |
|--------|-------|------------|------|------|-----|---------|---------|------|--------------------|----------|
| GND    | 18    |            |      |      |     |         |         |      |                    |          |
| VCC    | 19    |            |      |      |     |         |         |      |                    |          |
| PD0    | 20    | SYNC       | OC0A |      |     |         |         |      |                    |          |
| PD1    | 21    | SYNC       | OC0B |      |     | XCK0    |         |      |                    |          |
| PD2    | 22    | SYNC/ASYNC | OC0C |      |     | RXD0    |         |      |                    |          |
| PD3    | 23    | SYNC       | OC0D |      |     | TXD0    |         |      |                    |          |
| PD4    | 24    | SYNC       |      | OC1A |     |         |         | SS   |                    |          |
| PD5    | 25    | SYNC       |      | OC1B |     |         | XCK1    | MOSI |                    |          |
| PD6    | 26    | SYNC       |      |      | D-  |         | RXD1    | MISO |                    |          |
| PD7    | 27    | SYNC       |      |      | D+  |         | TXD1    | SCK  | clk <sub>PER</sub> | EVOUT    |


| Base address | Name    | Description                           |
|--------------|---------|---------------------------------------|
| 0x0620       | PORTB   | Port B                                |
| 0x0640       | PORTC   | Port C                                |
| 0x0660       | PORTD   | Port D                                |
| 0x0680       | PORTE   | Port E                                |
| 0x07E0       | PORTR   | Port R                                |
| 0x0800       | TCC0    | Timer/Counter 0 on port C             |
| 0x0840       | TCC1    | Timer/Counter 1 on port C             |
| 0x0880       | AWEXC   | Advanced Waveform Extension on port C |
| 0x0890       | HIRESC  | High Resolution Extension on port C   |
| 0x08A0       | USARTC0 | USART 0 on port C                     |
| 0x08B0       | USARTC1 | USART 1 on port C                     |
| 0x08C0       | SPIC    | Serial Peripheral Interface on port C |
| 0x08F8       | IRCOM   | Infrared Communication Module         |
| 0x0900       | TCD0    | Timer/Counter 0 on port D             |
| 0x0940       | TCD1    | Timer/Counter 1 on port D             |
| 0x0990       | HIRESD  | High Resolution Extension on port D   |
| 0x09A0       | USARTD0 | USART 0 on port D                     |
| 0x09B0       | USARTD1 | USART 1 on port D                     |
| 0x09C0       | SPID    | Serial Peripheral Interface on port D |
| 0x0A00       | TCE0    | Timer/Counter 0 on port E             |
| 0x0A80       | AWEXE   | Advanced Waveform Extension on port E |
| 0x0A90       | HIRESE  | High Resolution Extension on port E   |
| 0x0AA0       | USARTE0 | USART 0 on port E                     |

## 35.2 PW


DRAWINGS NOT SCALED



TOP VIEW



SIDE VIEW



BOTTOM VIEW

### COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN      | NOM   | MAX  | NOTE |
|--------|----------|-------|------|------|
| A      | 0.80     | ----- | 1.00 |      |
| A1     | ----     | 0.02  | 0.05 |      |
| A3     | 0.20 REF |       |      |      |
| D/E    | 6.90     | 7.00  | 7.10 |      |
| D2/E2  | 5.00     | 5.20  | 5.40 |      |
| L      | 0.45     | 0.55  | 0.65 |      |
| K      | ----     | 0.35  | ---- |      |
| b      | 0.18     | 0.23  | 0.30 | 2    |
| e      | 0.50 BSC |       |      |      |
| n      | 44       |       |      |      |

- Notes : 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VKKD-1 for proper dimensions, tolerances, datums, etc.  
 2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.  
 If the terminal has the optical radius on the other end of the terminal, the dimension should not be measured in that radius area.

02/17/2012



**Package Drawing Contact:**  
 packagedrawings@atmel.com

### TITLE

PW, 44 Lds - 0.50mm Pitch, 7x7x1mm Body size  
 Very Thin Quad Flat Package (Punched) (VQFN) Sawn

### GPC

ZCP

### DRAWING NO.

PW

### REV.

H

### 36.1.10 Brownout Detection Characteristics

Table 36-17. Brownout detection characteristics.

| Symbol     | Parameter                    | Condition       | Min. | Typ. | Max. | Units   |
|------------|------------------------------|-----------------|------|------|------|---------|
| $V_{BOT}$  | BOD level 0 falling $V_{CC}$ |                 | 1.60 | 1.62 | 1.72 | V       |
|            | BOD level 1 falling $V_{CC}$ |                 |      | 1.8  |      |         |
|            | BOD level 2 falling $V_{CC}$ |                 |      | 2.0  |      |         |
|            | BOD level 3 falling $V_{CC}$ |                 |      | 2.2  |      |         |
|            | BOD level 4 falling $V_{CC}$ |                 |      | 2.4  |      |         |
|            | BOD level 5 falling $V_{CC}$ |                 |      | 2.6  |      |         |
|            | BOD level 6 falling $V_{CC}$ |                 |      | 2.8  |      |         |
|            | BOD level 7 falling $V_{CC}$ |                 |      | 3.0  |      |         |
| $t_{BOD}$  | Detection time               | Continuous mode |      | 0.4  |      | $\mu s$ |
|            |                              | Sampled mode    |      | 1000 |      |         |
| $V_{HYST}$ | Hysteresis                   |                 |      | 1.2  |      | %       |

### 36.1.11 External Reset Characteristics

Table 36-18. External reset characteristics.

| Symbol    | Parameter                            | Condition             | Min. | Typ.                 | Max. | Units      |
|-----------|--------------------------------------|-----------------------|------|----------------------|------|------------|
| $t_{EXT}$ | Minimum reset pulse width            |                       |      | 95                   | 1000 | ns         |
| $V_{RST}$ | Reset threshold voltage ( $V_{IH}$ ) | $V_{CC} = 2.7 - 3.6V$ |      | $0.60 \times V_{CC}$ |      | V          |
|           |                                      | $V_{CC} = 1.6 - 2.7V$ |      | $0.60 \times V_{CC}$ |      |            |
|           | Reset threshold voltage ( $V_{IL}$ ) | $V_{CC} = 2.7 - 3.6V$ |      | $0.50 \times V_{CC}$ |      |            |
|           |                                      | $V_{CC} = 1.6 - 2.7V$ |      | $0.40 \times V_{CC}$ |      |            |
| $R_{RST}$ | Reset pin Pull-up Resistor           |                       |      | 25                   |      | k $\Omega$ |

### 36.1.12 Power-on Reset Characteristics


Table 36-19. Power-on reset characteristics.

| Symbol           | Parameter                              | Condition                         | Min. | Typ. | Max. | Units |
|------------------|----------------------------------------|-----------------------------------|------|------|------|-------|
| $V_{POT-}^{(1)}$ | POR threshold voltage falling $V_{CC}$ | $V_{CC}$ falls faster than 1V/ms  | 0.4  | 1.0  |      | V     |
|                  |                                        | $V_{CC}$ falls at 1V/ms or slower | 0.8  | 1.0  |      |       |
| $V_{POT+}$       | POR threshold voltage rising $V_{CC}$  |                                   |      | 1.3  | 1.59 | V     |


Note: 1.  $V_{POT-}$  values are only valid when BOD is disabled. When BOD is enabled  $V_{POT-} = V_{POT+}$ .

### 36.1.15 SPI Characteristics

**Figure 36-5. SPI timing requirements in master mode.**



**Figure 36-6. SPI timing requirements in slave mode.**



| Symbol       | Parameter                                        | Condition                    | Min. | Typ. | Max. | Units         |
|--------------|--------------------------------------------------|------------------------------|------|------|------|---------------|
| $t_{HD;DAT}$ | Data hold time                                   | $f_{SCL} \leq 100\text{kHz}$ | 0    |      | 3.45 | $\mu\text{s}$ |
|              |                                                  | $f_{SCL} > 100\text{kHz}$    | 0    |      | 0.9  |               |
| $t_{SU;DAT}$ | Data setup time                                  | $f_{SCL} \leq 100\text{kHz}$ | 250  |      |      | ns            |
|              |                                                  | $f_{SCL} > 100\text{kHz}$    | 100  |      |      |               |
| $t_{SU;STO}$ | Setup time for STOP condition                    | $f_{SCL} \leq 100\text{kHz}$ | 4.0  |      |      | $\mu\text{s}$ |
|              |                                                  | $f_{SCL} > 100\text{kHz}$    | 0.6  |      |      |               |
| $t_{BUF}$    | Bus free time between a STOP and START condition | $f_{SCL} \leq 100\text{kHz}$ | 4.7  |      |      | $\mu\text{s}$ |
|              |                                                  | $f_{SCL} > 100\text{kHz}$    | 1.3  |      |      |               |

- Notes:
1. Required only for  $f_{SCL} > 100\text{kHz}$ .
  2.  $C_b$  = Capacitance of one bus line in pF.
  3.  $f_{PER}$  = Peripheral clock frequency.

**Table 36-78. Accuracy characteristics.**

| Symbol             | Parameter                    | Condition                    |                 | Min. | Typ.      | Max.      | Units |
|--------------------|------------------------------|------------------------------|-----------------|------|-----------|-----------|-------|
| RES                | Input resolution             |                              |                 |      |           | 12        | Bits  |
| INL <sup>(1)</sup> | Integral non-linearity       | $V_{REF} = \text{Ext } 1.0V$ | $V_{CC} = 1.6V$ |      | $\pm 2.0$ | $\pm 3.0$ | lsb   |
|                    |                              |                              | $V_{CC} = 3.6V$ |      | $\pm 1.5$ | $\pm 2.5$ |       |
|                    |                              | $V_{REF} = AV_{CC}$          | $V_{CC} = 1.6V$ |      | $\pm 2.0$ | $\pm 4.0$ |       |
|                    |                              |                              | $V_{CC} = 3.6V$ |      | $\pm 1.5$ | $\pm 4.0$ |       |
|                    |                              | $V_{REF} = \text{INT}1V$     | $V_{CC} = 1.6V$ |      | $\pm 5.0$ |           |       |
|                    |                              |                              | $V_{CC} = 3.6V$ |      | $\pm 5.0$ |           |       |
| DNL <sup>(1)</sup> | Differential non-linearity   | $V_{REF} = \text{Ext } 1.0V$ | $V_{CC} = 1.6V$ |      | $\pm 1.5$ | 3.0       | lsb   |
|                    |                              |                              | $V_{CC} = 3.6V$ |      | $\pm 0.6$ | 1.5       |       |
|                    |                              | $V_{REF} = AV_{CC}$          | $V_{CC} = 1.6V$ |      | $\pm 1.0$ | 3.5       |       |
|                    |                              |                              | $V_{CC} = 3.6V$ |      | $\pm 0.6$ | 1.5       |       |
|                    |                              | $V_{REF} = \text{INT}1V$     | $V_{CC} = 1.6V$ |      | $\pm 4.5$ |           |       |
|                    |                              |                              | $V_{CC} = 3.6V$ |      | $\pm 4.5$ |           |       |
|                    | Gain error                   | After calibration            |                 |      | $< 4.0$   |           | lsb   |
|                    | Gain calibration step size   |                              |                 |      | 4.0       |           | lsb   |
|                    | Gain calibration drift       | $V_{REF} = \text{Ext } 1.0V$ |                 |      | $< 0.2$   |           | mV/K  |
|                    | Offset error                 | After calibration            |                 |      | $< 1.0$   |           | lsb   |
|                    | Offset calibration step size |                              |                 |      | 1.0       |           |       |

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

### 36.3.8 Analog Comparator Characteristics

**Table 36-79. Analog Comparator characteristics.**

| Symbol      | Parameter               | Condition                           |           | Min. | Typ.      | Max.      | Units   |
|-------------|-------------------------|-------------------------------------|-----------|------|-----------|-----------|---------|
| $V_{off}$   | Input offset voltage    |                                     |           |      | $<\pm 10$ |           | mV      |
| $I_{lk}$    | Input leakage current   |                                     |           |      | $<1$      |           | nA      |
|             | Input voltage range     |                                     |           | -0.1 |           | $AV_{CC}$ | V       |
|             | AC startup time         |                                     |           |      | 100       |           | $\mu s$ |
| $V_{hys1}$  | Hysteresis, none        |                                     |           |      | 0         |           | mV      |
| $V_{hys2}$  | Hysteresis, small       | mode = High Speed (HS)              |           |      | 20        |           | mV      |
|             |                         | mode = Low Power (LP)               |           |      | 30        |           |         |
| $V_{hys3}$  | Hysteresis, large       | mode = HS                           |           |      | 35        |           | mV      |
|             |                         | mode = LP                           |           |      | 60        |           |         |
| $t_{delay}$ | Propagation delay       | $V_{CC} = 3.0V$ , $T = 85^{\circ}C$ | mode = HS |      | 30        | 90        | ns      |
|             |                         | mode = HS                           |           |      | 30        |           |         |
|             |                         | $V_{CC} = 3.0V$ , $T = 85^{\circ}C$ | mode = LP |      | 130       | 500       |         |
|             |                         | mode = LP                           |           |      | 130       |           |         |
|             | 64-level voltage scaler | Integral non-linearity (INL)        |           |      | 0.3       | 0.5       | lsb     |

### 36.3.9 Bandgap and Internal 1.0V Reference Characteristics

**Table 36-80. Bandgap and Internal 1.0V reference characteristics.**

| Symbol | Parameter                              | Condition                                       | Min.                             | Typ.      | Max. | Units   |
|--------|----------------------------------------|-------------------------------------------------|----------------------------------|-----------|------|---------|
|        | Startup time                           | As reference for ADC or DAC                     | $1 \text{ Clk}_{PER} + 2.5\mu s$ |           |      | $\mu s$ |
|        |                                        | As input voltage to ADC and AC                  |                                  | 1.5       |      |         |
|        | Bandgap voltage                        |                                                 |                                  | 1.1       |      | V       |
| INT1V  | Internal 1.00V reference               | $T = 85^{\circ}C$ , after calibration           | 0.99                             | 1         | 1.01 | V       |
|        | Variation over voltage and temperature | Relative to $T = 85^{\circ}C$ , $V_{CC} = 3.0V$ |                                  | $\pm 1.5$ |      | %       |



### 36.4.10 Brownout Detection Characteristics

Table 36-113. Brownout detection characteristics.

| Symbol     | Parameter                    | Condition       | Min. | Typ. | Max. | Units   |
|------------|------------------------------|-----------------|------|------|------|---------|
| $V_{BOT}$  | BOD level 0 falling $V_{CC}$ |                 | 1.50 | 1.62 | 1.72 | V       |
|            | BOD level 1 falling $V_{CC}$ |                 |      | 1.8  |      |         |
|            | BOD level 2 falling $V_{CC}$ |                 |      | 2.0  |      |         |
|            | BOD level 3 falling $V_{CC}$ |                 |      | 2.2  |      |         |
|            | BOD level 4 falling $V_{CC}$ |                 |      | 2.4  |      |         |
|            | BOD level 5 falling $V_{CC}$ |                 |      | 2.6  |      |         |
|            | BOD level 6 falling $V_{CC}$ |                 |      | 2.8  |      |         |
|            | BOD level 7 falling $V_{CC}$ |                 |      | 3.0  |      |         |
| $t_{BOD}$  | Detection time               | Continuous mode |      | 0.4  |      | $\mu s$ |
|            |                              | Sampled mode    |      | 1000 |      |         |
| $V_{HYST}$ | Hysteresis                   |                 |      | 1.2  |      | %       |

### 36.4.11 External Reset Characteristics

Table 36-114. External reset characteristics.

| Symbol    | Parameter                            | Condition             | Min.                 | Typ. | Max.                 | Units      |
|-----------|--------------------------------------|-----------------------|----------------------|------|----------------------|------------|
| $t_{EXT}$ | Minimum reset pulse width            |                       | 1000                 | 95   |                      | ns         |
| $V_{RST}$ | Reset threshold voltage ( $V_{IH}$ ) | $V_{CC} = 2.7 - 3.6V$ | $0.60 \times V_{CC}$ |      |                      | V          |
|           |                                      | $V_{CC} = 1.6 - 2.7V$ | $0.60 \times V_{CC}$ |      |                      |            |
|           | Reset threshold voltage ( $V_{IL}$ ) | $V_{CC} = 2.7 - 3.6V$ |                      |      | $0.50 \times V_{CC}$ |            |
|           |                                      | $V_{CC} = 1.6 - 2.7V$ |                      |      | $0.40 \times V_{CC}$ |            |
| $R_{RST}$ | Reset pin Pull-up Resistor           |                       |                      | 25   |                      | k $\Omega$ |

### 36.4.12 Power-on Reset Characteristics

Table 36-115. Power-on reset characteristics.

| Symbol           | Parameter                              | Condition                         | Min. | Typ. | Max. | Units |
|------------------|----------------------------------------|-----------------------------------|------|------|------|-------|
| $V_{POT-}^{(1)}$ | POR threshold voltage falling $V_{CC}$ | $V_{CC}$ falls faster than 1V/ms  | 0.4  | 1.0  |      | V     |
|                  |                                        | $V_{CC}$ falls at 1V/ms or slower | 0.8  | 1.0  |      |       |
| $V_{POT+}$       | POR threshold voltage rising $V_{CC}$  |                                   |      | 1.3  | 1.59 | mV    |


Note: 1.  $V_{POT-}$  values are only valid when BOD is disabled. When BOD is enabled  $V_{POT-} = V_{POT+}$ .

**Table 36-127. SPI timing characteristics and requirements.**

| Symbol      | Parameter                            | Condition | Min.                     | Typ.                                | Max. | Units |
|-------------|--------------------------------------|-----------|--------------------------|-------------------------------------|------|-------|
| $t_{SCK}$   | SCK Period                           | Master    |                          | (See Table 21-4 in XMEGA AU Manual) |      | ns    |
| $t_{SCKW}$  | SCK high/low width                   | Master    |                          | $0.5 \times SCK$                    |      |       |
| $t_{SCKR}$  | SCK Rise time                        | Master    |                          | 2.7                                 |      |       |
| $t_{SCKF}$  | SCK Fall time                        | Master    |                          | 2.7                                 |      |       |
| $t_{MIS}$   | MISO setup to SCK                    | Master    |                          | 10                                  |      |       |
| $t_{MIH}$   | MISO hold after SCK                  | Master    |                          | 10                                  |      |       |
| $t_{MOS}$   | MOSI setup SCK                       | Master    |                          | $0.5 \times SCK$                    |      |       |
| $t_{MOH}$   | MOSI hold after SCK                  | Master    |                          | 1                                   |      |       |
| $t_{SSCK}$  | Slave SCK Period                     | Slave     | $4 \times t_{Clk_{PER}}$ |                                     |      |       |
| $t_{SSCKW}$ | SCK high/low width                   | Slave     | $2 \times t_{Clk_{PER}}$ |                                     |      |       |
| $t_{SSCKR}$ | SCK Rise time                        | Slave     |                          |                                     | 1600 |       |
| $t_{SSCKF}$ | SCK Fall time                        | Slave     |                          |                                     | 1600 |       |
| $t_{SIS}$   | MOSI setup to SCK                    | Slave     | 3                        |                                     |      |       |
| $t_{SIH}$   | MOSI hold after SCK                  | Slave     | $t_{Clk_{PER}}$          |                                     |      |       |
| $t_{SSS}$   | $\overline{SS}$ setup to SCK         | Slave     | 21                       |                                     |      |       |
| $t_{SSH}$   | $\overline{SS}$ hold after SCK       | Slave     | 20                       |                                     |      |       |
| $t_{SOS}$   | MISO setup SCK                       | Slave     |                          | 8                                   |      |       |
| $t_{SOH}$   | MISO hold after SCK                  | Slave     |                          | 13                                  |      |       |
| $t_{SOSS}$  | MISO setup after $\overline{SS}$ low | Slave     |                          | 11                                  |      |       |
| $t_{SOSH}$  | MISO hold after $\overline{SS}$ high | Slave     |                          | 8                                   |      |       |


**Figure 37-11. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 1\text{MHz}$  external clock.




**Figure 37-12. Idle mode supply current vs.  $V_{CC}$ .**


$f_{SYS} = 2\text{MHz}$  internal oscillator.




**Figure 37-34. I/O pin input threshold voltage vs.  $V_{CC}$ .**  
 $V_{IL}$  I/O pin read as "0".



**Figure 37-35. I/O pin input hysteresis vs.  $V_{CC}$ .**




**Figure 37-203. I/O pin input hysteresis vs.  $V_{CC}$ .**



### 37.3.3 ADC Characteristics


**Figure 37-204. INL error vs. external  $V_{REF}$ .**

$T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference.




### 37.3.11 Two-Wire Interface characteristics

Figure 37-251. SDA hold time vs. supply voltage.



### 37.3.12 PDI characteristics

Figure 37-252. Maximum PDI frequency vs. V<sub>CC</sub>.




## 37.4 ATxmega128A4U

### 37.4.1 Current consumption

#### 37.4.1.1 Active mode supply current


**Figure 37-253. Active supply current vs. frequency.**

$f_{\text{SYS}} = 0 - 1\text{MHz}$  external clock,  $T = 25^\circ\text{C}$ .




**Figure 37-254. Active supply current vs. frequency.**

$f_{\text{SYS}} = 1 - 32\text{MHz}$  external clock,  $T = 25^\circ\text{C}$ .




**Figure 37-317. Reset pin pull-up resistor current vs. reset pin voltage**

$V_{CC} = 3.3V$



**Figure 37-318. Reset pin input threshold voltage vs.  $V_{CC}$**

$V_{IH}$  - Reset pin read as "1"





37.4.10.2 32.768kHz Internal Oscillator

Figure 37-323. 32.768kHz internal oscillator frequency vs. temperature




Figure 37-324. 32.768kHz internal oscillator frequency vs. calibration value

$V_{CC} = 3.0V, T = 25^{\circ}C$

