

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega16a4u-au

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic operation, the status register is updated to reflect information about the result of the operation.

ALU operations are divided into three main categories – arithmetic, logical, and bit functions. Both 8- and 16-bit arithmetic is supported, and the instruction set allows for efficient implementation of 32-bit aritmetic. The hardware multiplier supports signed and unsigned multiplication and fractional format.

#### 6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports different variations of signed and unsigned integer and fractional numbers:

- Multiplication of unsigned integers
- Multiplication of signed integers
- Multiplication of a signed integer with an unsigned integer
- Multiplication of unsigned fractional numbers
- Multiplication of signed fractional numbers
- Multiplication of a signed fractional number with an unsigned one

A multiplication takes two CPU clock cycles.

## 6.5 Program Flow

After reset, the CPU starts to execute instructions from the lowest address in the flash programmemory '0.' The program counter (PC) addresses the next instruction to be fetched.

Program flow is provided by conditional and unconditional jump and call instructions capable of addressing the whole address space directly. Most AVR instructions use a 16-bit word format, while a limited number use a 32-bit format.

During interrupts and subroutine calls, the return address PC is stored on the stack. The stack is allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. After reset, the stack pointer (SP) points to the highest address in the internal SRAM. The SP is read/write accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR CPU.

## 6.6 Status Register

The status register (SREG) contains information about the result of the most recently executed arithmetic or logic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the status register is updated after all ALU operations, as specified in the instruction set reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The status register is not automatically stored when entering an interrupt routine nor restored when returning from an interrupt. This must be handled by software.

The status register is accessible in the I/O memory space.

## 6.7 Stack and Stack Pointer

The stack is used for storing return addresses after interrupts and subroutine calls. It can also be used for storing temporary data. The stack pointer (SP) register always points to the top of the stack. It is implemented as two 8-bit registers that are accessible in the I/O memory space. Data are pushed and popped from the stack using the PUSH and POP instructions. The stack grows from a higher memory location to a lower memory location. This implies that pushing data onto the stack decreases the SP, and popping data off the stack increases the SP. The SP is automatically loaded after reset, and the initial value is the highest address of the internal SRAM. If the SP is changed, it must be set to point above address 0x2000, and it must be defined before any subroutine calls are executed or before interrupts are enabled.



#### 15.3.1 Push-pull

Figure 15-1. I/O configuration - Totem-pole.



#### 15.3.2 Pull-down

Figure 15-2. I/O configuration - Totem-pole with pull-down (on input).



#### 15.3.3 Pull-up

Figure 15-3. I/O configuration - Totem-pole with pull-up (on input).



#### 15.3.4 Bus-keeper

The bus-keeper's weak output produces the same logical level as the last output level. It acts as a pull-up if the last level was '1', and pull-down if the last level was '0'.



## 16. TC0/1 – 16-bit Timer/Counter Type 0 and 1

## 16.1 Features

- Five 16-bit timer/counters
  - Three timer/counters of type 0
  - Two timer/counters of type 1
  - Split-mode enabling two 8-bit timer/counter from each timer/counter type 0
- 32-bit timer/counter support by cascading two timer/counters
- Up to four compare or capture (CC) channels
  - Four CC channels for timer/counters of type 0
  - Two CC channels for timer/counters of type 1
- Double buffered timer period setting
- Double buffered capture or compare channels
- Waveform generation:
  - Frequency generation
  - Single-slope pulse width modulation
  - Dual-slope pulse width modulation
- Input capture:
  - Input capture with noise cancelling
  - Frequency capture
  - Pulse width capture
  - 32-bit input capture
- Timer overflow and error interrupts/events
- One compare match or input capture interrupt/event per CC channel
- Can be used with event system for:
  - Quadrature decoding
  - Count and direction control
  - Capture
- Can be used with DMA and to trigger DMA transactions
- High-resolution extension
  - Increases frequency and waveform resolution by 4x (2-bit) or 8x (3-bit)
- Advanced waveform extension:
  - Low- and high-side output with programmable dead-time insertion (DTI)
- Event controlled fault protection for safe disabling of drivers

## 16.2 Overview

Atmel AVR XMEGA devices have a set of five flexible 16-bit Timer/Counters (TC). Their capabilities include accurate program execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit capture.

A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC channels can be used together with the base counter to do compare match control, frequency generation, and pulse width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either capture or compare functions, but cannot perform both at the same time.

A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system. The event system can also be used for direction control and capture trigger or to synchronize operations.



## 22. TWI – Two-Wire Interface

## 22.1 Features

- Two Identical two-wire interface peripherals
  - Bidirectional, two-wire communication interface
    - Phillips I<sup>2</sup>C compatible
    - System Management Bus (SMBus) compatible
- Bus master and slave operation supported
  - Slave operation
  - Single bus master operation
  - Bus master in multi-master bus environment
  - Multi-master arbitration
- Flexible slave address match functions
  - 7-bit and general call address recognition in hardware
  - 10-bit addressing supported
  - Address mask register for dual address match or address range masking
  - Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes
- 100kHz and 400kHz bus frequency support
- Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start/repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)

## 22.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is I<sup>2</sup>C and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.

A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or several masters that can take control of the bus. An arbitration process handles priority if more than one master tries to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.

The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and configured separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Both 100kHz and 400kHz bus frequency is supported. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity.

The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead.

The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors, collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master and slave modes.

It is possible to disable the TWI drivers in the device, and enable a four-wire digital interface for connecting to an external TWI bus driver. This can be used for applications where the device operates from a different  $V_{CC}$  voltage than used by the TWI bus.

#### 36.2.14 Clock and Oscillator Characteristics

#### 36.2.14.1 Calibrated 32.768kHz Internal Oscillator characteristics

#### Table 36-54. 32.768kHz internal oscillator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency			32.768		kHz
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-0.5		0.5	%
	User calibration accuracy		-0.5		0.5	%

#### 36.2.14.2 Calibrated 2MHz RC Internal Oscillator characteristics

Table 36-55. 2MHz internal oscillator c	characteristics.
---	------------------

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	1.8		2.2	MHz
	Factory calibrated frequency			2.0		MHz
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-1.5		1.5	%
	User calibration accuracy		-0.2		0.2	%
	DFLL calibration stepsize			0.21		%

#### 36.2.14.3 Calibrated and tunable 32MHz internal oscillator characteristics

#### Table 36-56. 32MHz internal oscillator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	30		55	MHz
	Factory calibrated frequency			32		MHz
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-1.5		1.5	%
	User calibration accuracy		-0.2		0.2	%
	DFLL calibration step size			0.22		%

#### 36.2.14.4 32kHz Internal ULP Oscillator characteristics

Table 36-57. 32kHz internal ULP oscillator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	Output frequency			32		kHz
	Accuracy		-30		30	%



#### 36.3.4 Wake-up time from sleep modes

Table 36-70.	Device wake-u	p time from slee	p modes with various	system clock sources.

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
		External 2MHz clock		2.0		
	Wake-up time from idle,	32.768kHz internal oscillator		120		
	standby, and extended standby mode	2MHz internal oscillator		2.0		μs
		32MHz internal oscillator		0.2		
<sup>L</sup> wakeup	Wake-up time from power-save and power-down mode	External 2MHz clock		4.5		μs
		32.768kHz internal oscillator		320		
		2MHz internal oscillator		9.0		
		32MHz internal oscillator		4.0		
Note: 1.	The wake-up time is the time from the wake	up request is given until the peripheral clock is available	on pin, see Figu	ure 36-16. All pe	ripherals and m	odules

1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 36-16. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

#### Figure 36-16.Wake-up time definition.





#### Table 36-74. Accuracy characteristics.

Symbol	Parameter		Condition <sup>(2)</sup>	Min.	Тур.	Max.	Units
RES	Resolution	Programmab	le to 8 or 12 bit	8	12	12	Bits
		500kapa	$V_{CC}$ -1.0V < $V_{REF}$ < $V_{CC}$ -0.6V		±1.2	±2	
INIL (1)	Integral populing arity	500KSpS	All V <sub>REF</sub>		±1.5	±3	lab
	Integral non-inteanty	2000kapa	$V_{\rm CC}$ -1.0V < $V_{\rm REF}$ < $V_{\rm CC}$ -0.6V		±1.0	±2	150
		2000ksps	All V <sub>REF</sub>		±1.5	±3	_
DNL <sup>(1)</sup>	Differential non-linearity	gu	aranteed monotonic		<±0.8	<±1	lsb
					-1		mV
	Offset error Terr		drift		<0.01		mV/K
		Operating vo	Itage drift		<0.6		mV/V
			External reference		-1		
		Differential	AV <sub>CC</sub> /1.6		10		m\/
	Coin orror	mode	AV <sub>CC</sub> /2.0		8		
	Gainenoi		Bandgap		±5		-
		Temperature	drift		<0.02		mV/K
		Operating vo	Itage drift		<0.5		mV/V
	Noise	Differential m 2msps, V <sub>CC</sub> =	node, shorted input = 3.6V, Clk <sub>PER</sub> = 16MHz		0.4		mV rms

Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.

2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external V<sub>REF</sub> is used.

#### Table 36-75. Gain stage characteristics.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
R <sub>in</sub>	Input resistance	Switched in normal mode		4.0		kΩ	
C <sub>sample</sub>	Input capacitance	Switched in normal mode		4.4		pF	
	Signal range	Gain stage output		0		V <sub>CC</sub> - 0.6	V
	Propagation delay	ADC conversion rate			1.0		Clk <sub>ADC</sub> cycles
	Sample rate	Same as ADC		100		1000	kHz
INL <sup>(1)</sup>	Integral non-linearity	500ksps	All gain settings		±1.5	±4.0	lsb
		1x gain, normal mode			-0.8		
	Gain error	8x gain, normal mode			-2.5		%
		64x gain, normal mode			-3.5		



#### 36.3.8 Analog Comparator Characteristics

Table 36-79. Analog Comparator characteristics.

Symbol	Parameter	Condition	I	Min.	Тур.	Max.	Units
V <sub>off</sub>	Input offset voltage				<±10		mV
l <sub>lk</sub>	Input leakage current			<1		nA	
	Input voltage range		-0.1		AV <sub>CC</sub>	V	
	AC startup time				100		μs
V <sub>hys1</sub>	Hysteresis, none				0		mV
V		mode = High Speed (HS)			20		m\/
V <sub>hys2</sub>	V <sub>hys2</sub> Hysteresis, small	mode = Low Power (LP)			30		
M		mode = HS			35		m)/
V <sub>hys3</sub>	Hysteresis, large	mode = LP			60		mv
		V <sub>CC</sub> = 3.0V, T= 85°C	mode = HS		30	90	
	Dranagation dalay	mode = HS	1		30		
t <sub>delay</sub>	Propagation delay	V <sub>CC</sub> = 3.0V, T= 85°C	mode = LP		130	500	ns
		mode = LP			130		
	64-level voltage scaler	Integral non-linearity (INL	)		0.3	0.5	lsb

## 36.3.9 Bandgap and Internal 1.0V Reference Characteristics

 Table 36-80.
 Bandgap and Internal 1.0V reference characteristics.

Symbol	Parameter	Condition Min.			Max.	Units
	Startun timo	As reference for ADC or DAC	1 (	Clk <sub>PER</sub> + 2.5	ōµs	
	Startup time	As input voltage to ADC and AC		1.5		μs
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference	T= 85°C, after calibration	0.99	1	1.01	V
	Variation over voltage and temperature	Relative to T= 85°C, $V_{CC}$ = 3.0V		±1.5		%

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
t <sub>HD;DAT</sub>	Data hold time	$f_{SCL} \leq 100 kHz$	0		3.45	– µs
		f <sub>SCL</sub> > 100kHz	0		0.9	
t <sub>su;dat</sub>	Data setup time	$f_{SCL} \! \leq 100 kHz$	250			ns
		f <sub>SCL</sub> > 100kHz	100			
t <sub>su;sto</sub>	Setup time for STOP condition	$f_{SCL} \! \leq 100 kHz$	4.0			μs
		f <sub>SCL</sub> > 100kHz	0.6			
t <sub>BUF</sub>	Bus free time between a STOP and START condition	$f_{SCL} \! \leq 100 kHz$	4.7			μs
		f <sub>SCL</sub> > 100kHz	1.3			
Notes: 1.	Required only for $f_{SCI} > 100$ kHz.	· · ·				

Required only for f<sub>SCL</sub> > 100kHz.
 C<sub>b</sub> = Capacitance of one bus line in pF.
 f<sub>PER</sub> = Peripheral clock frequency.



Figure 37-48. Noise vs. V<sub>CC</sub>.



#### 37.1.4 DAC Characteristics





Figure 37-56. Analog comparator current source vs. calibration value. Temperature = 25°C.



Figure 37-57. Analog comparator current source vs. calibration value.  $V_{cc} = 3.0V.$ 



Figure 37-64. Reset pin pull-up resistor current vs. reset pin voltage.



Figure 37-65. Reset pin pull-up resistor current vs. reset pin voltage.  $V_{cc} = 3.3V.$ 







#### 37.2.1.2 Idle mode supply current



Frequency [MHz]

#### **37.2.10 Oscillator Characteristics**

37.2.10.1 Ultra Low-Power internal oscillator





#### 37.2.10.2 32.768kHz Internal Oscillator





## 37.3 ATxmega64A4U

### 37.3.1 Current consumption

#### 37.3.1.1 Active mode supply current





Figure 37-170. Active supply current vs. frequency.  $f_{SYS} = 1 - 32MHz \text{ external clock, } T = 25^{\circ}C.$ 





Figure 37-171. Active mode supply current vs.  $V_{CC}$ .  $f_{SYS}$  = 32.768kHz internal oscillator.







Figure 37-229. BOD thresholds vs. temperature. BOD level = 3.0V.

#### 37.3.8 External Reset Characteristics









Figure 37-294. Gain error vs.  $V_{REF}$ T = 25 °C,  $V_{CC}$  = 3.6V, ADC sampling speed = 500ksps



Figure 37-303. DAC noise vs. temperature  $V_{CC} = 3.0V, V_{REF} = 2.4V$ 



## 37.4.5 Analog Comparator Characteristics





Figure 37-333. 48MHz internal oscillator CALA calibration step size  $V_{cc}$  = 3V



## 37.4.11 Two-Wire Interface characteristics





