

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Dectano	
Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	0°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFQFN Exposed Pad
Supplier Device Package	44-VQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega16a4u-m7r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 8. DMAC – Direct Memory Access Controller

## 8.1 Features

- Allows high speed data transfers with minimal CPU intervention
  - from data memory to data memory
  - from data memory to peripheral
  - from peripheral to data memory
  - from peripheral to peripheral
- Four DMA channels with separate
  - transfer triggers
  - interrupt vectors
  - addressing modes
- Programmable channel priority
- From 1 byte to 16MB of data in a single transaction
  - Up to 64KB block transfers with repeat
  - 1, 2, 4, or 8 byte burst transfers
- Multiple addressing modes
  - Static
  - Incremental
  - Decremental
- Optional reload of source and destination addresses at the end of each
  - Burst
  - Block
  - Transaction
- Optional interrupt on end of transaction
- Optional connection to CRC generator for CRC on DMA data

## 8.2 Overview

The four-channel direct memory access (DMA) controller can transfer data between memories and peripherals, and thus offload these tasks from the CPU. It enables high data transfer rates with minimum CPU intervention, and frees up CPU time. The four DMA channels enable up to four independent and parallel transfers.

The DMA controller can move data between SRAM and peripherals, between SRAM locations and directly between peripheral registers. With access to all peripherals, the DMA controller can handle automatic transfer of data to/from communication modules. The DMA controller can also read from memory mapped EEPROM.

Data transfers are done in continuous bursts of 1, 2, 4, or 8 bytes. They build block transfers of configurable size from 1 byte to 64KB. A repeat counter can be used to repeat each block transfer for single transactions up to 16MB. Source and destination addressing can be static, incremental or decremental. Automatic reload of source and/or destination addresses can be done after each burst or block transfer, or when a transaction is complete. Application software, peripherals, and events can trigger DMA transfers.

The four DMA channels have individual configuration and control settings. This include source, destination, transfer triggers, and transaction sizes. They have individual interrupt settings. Interrupt requests can be generated when a transaction is complete or when the DMA controller detects an error on a DMA channel.

To allow for continuous transfers, two channels can be interlinked so that the second takes over the transfer when the first is finished, and vice versa.



# 10. System Clock and Clock options

## 10.1 Features

- Fast start-up time
- Safe run-time clock switching
- Internal oscillators:
  - 32MHz run-time calibrated and tuneable oscillator
  - 2MHz run-time calibrated oscillator
  - 32.768kHz calibrated oscillator
  - 32kHz ultra low power (ULP) oscillator with 1kHz output
- External clock options
  - 0.4MHz 16MHz crystal oscillator
  - 32.768kHz crystal oscillator
  - External clock
- PLL with 20MHz 128MHz output frequency
  - Internal and external clock options and 1x to 31x multiplication
  - Lock detector
- Clock prescalers with 1x to 2048x division
- Fast peripheral clocks running at two and four times the CPU clock
- Automatic run-time calibration of internal oscillators
- External oscillator and PLL lock failure detection with optional non-maskable interrupt

## 10.2 Overview

Atmel AVR XMEGA A4U devices have a flexible clock system supporting a large number of clock sources. It incorporates both accurate internal oscillators and external crystal oscillator and resonator support. A high-frequency phase locked loop (PLL) and clock prescalers can be used to generate a wide range of clock frequencies. A calibration feature (DFLL) is available, and can be used for automatic run-time calibration of the internal oscillators to remove frequency drift over voltage and temperature. An oscillator failure monitor can be enabled to issue a non-maskable interrupt and switch to the internal oscillator if the external oscillator or PLL fails.

When a reset occurs, all clock sources except the 32kHz ultra low power oscillator are disabled. After reset, the device will always start up running from the 2MHz internal oscillator. During normal operation, the system clock source and prescalers can be changed from software at any time.

Figure 10-1 on page 22 presents the principal clock system in the XMEGA A4U family of devices. Not all of the clocks need to be active at a given time. The clocks for the CPU and peripherals can be stopped using sleep modes and power reduction registers, as described in "Power Management and Sleep Modes" on page 24.

a 1kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the device. This oscillator can be selected as the clock source for the RTC.

#### 10.3.2 32.768kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768kHz output and a 1.024kHz output.

#### 10.3.3 32.768kHz Crystal Oscillator

A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.

#### 10.3.4 0.4 - 16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within 0.4 - 16MHz.

#### 10.3.5 2MHz Run-time Calibrated Internal Oscillator

The 2MHz run-time calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. A DFLL can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy.

#### 10.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30MHz and 55MHz. The production signature row contains 48MHz calibration values intended used when the oscillator is used a full-speed USB clock source.

#### 10.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 can be used as input for an external clock signal. The TOSC1 and TOSC2 pins is dedicated to driving a 32.768kHz crystal oscillator.

#### 10.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a userselectable multiplication factor of from 1 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.



## 12. System Control and Reset

## 12.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
  - Power-on reset
  - External reset
  - Watchdog reset
  - Brownout reset
  - PDI reset
  - Software reset
- Asynchronous operation
  - No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code

## 12.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.

After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.

The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

## 12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

## 12.4 Reset Sources

### 12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the  $V_{CC}$  rises and reaches the POR threshold voltage ( $V_{POT}$ ), and this will start the reset sequence.

The POR is also activated to power down the device properly when the  $V_{CC}$  falls and drops below the  $V_{POT}$  level.

The  $V_{POT}$  level is higher for falling  $V_{CC}$  than for rising  $V_{CC}$ . Consult the datasheet for POR characteristics data.



# 18. AWeX – Advanced Waveform Extension

## 18.1 Features

- Waveform output with complementary output from each compare channel
- Four dead-time insertion (DTI) units
  - 8-bit resolution
  - Separate high and low side dead-time setting
  - Double buffered dead time
  - Optionally halts timer during dead-time insertion
- Pattern generation unit creating synchronised bit pattern across the port pins
  - Double buffered pattern generation
  - Optional distribution of one compare channel output across the port pins
- Event controlled fault protection for instant and predictable fault triggering

## 18.2 Overview

The advanced waveform extension (AWeX) provides extra functions to the timer/counter in waveform generation (WG) modes. It is primarily intended for use with different types of motor control and other power control applications. It enables low- and high side output with dead-time insertion and fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.

Each of the waveform generator outputs from the timer/counter 0 are split into a complimentary pair of outputs when any AWeX features are enabled. These output pairs go through a dead-time insertion (DTI) unit that generates the non-inverted low side (LS) and inverted high side (HS) of the WG output with dead-time insertion between LS and HS switching. The DTI output will override the normal port value according to the port override setting.

The pattern generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In addition, the WG output from compare channel A can be distributed to and override all the port pins. When the pattern generator unit is enabled, the DTI unit is bypassed.

The fault protection unit is connected to the event system, enabling any event to trigger a fault condition that will disable the AWeX output. The event system ensures predictable and instant fault reaction, and gives flexibility in the selection of fault triggers.

The AWeX is available for TCC0. The notation of this is AWEXC.

Atmel

# 19. Hi-Res – High Resolution Extension

## 19.1 Features

- Increases waveform generator resolution up to 8x (three bits)
- Supports frequency, single-slope PWM, and dual-slope PWM generation
- Supports the AWeX when this is used for the same timer/counter

## 19.2 Overview

The high-resolution (hi-res) extension can be used to increase the resolution of the waveform generation output from a timer/counter by four or eight. It can be used for a timer/counter doing frequency, single-slope PWM, or dual-slope PWM generation. It can also be used with the AWeX if this is used for the same timer/counter.

The hi-res extension uses the peripheral 4x clock ( $Clk_{PER4}$ ). The system clock prescalers must be configured so the peripheral 4x clock frequency is four times higher than the peripheral and CPU clock frequency when the hi-res extension is enabled.

There are three hi-res extensions that each can be enabled for each timer/counters pair on PORTC, PORTD and PORTE. The notation of these are HIRESC, HIRESD and HIRESE, respectively.



## 32.1.5 Communication functions

SCL	Serial Clock for TWI
SDA	Serial Data for TWI
SCLIN	Serial Clock In for TWI when external driver interface is enabled
SCLOUT	Serial Clock Out for TWI when external driver interface is enabled
SDAIN	Serial Data In for TWI when external driver interface is enabled
SDAOUT	Serial Data Out for TWI when external driver interface is enabled
XCKn	Transfer Clock for USART n
RXDn	Receiver Data for USART n
TXDn	Transmitter Data for USART n
SS	Slave Select for SPI
MOSI	Master Out Slave In for SPI
MISO	Master In Slave Out for SPI
SCK	Serial Clock for SPI
D-	Data- for USB
D+	Data+ for USB

## 32.1.6 Oscillators, Clock and Event

TOSCn	Timer Oscillator pin n
XTALn	Input/Output for Oscillator pin n
CLKOUT	Peripheral Clock Output
EVOUT	Event Channel Output
RTCOUT	RTC Clock Source Output

## 32.1.7 Debug/System functions

RESET	Reset pin
PDI_CLK	Program and Debug Interface Clock pin
PDI_DATA	Program and Debug Interface Data pin




Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			FRQRANGE=0		40		
	Determine	XOSCPWR=0	FRQRANGE=1		42		0/
	Duty cycle		FRQRANGE=2 or 3		45		%
		XOSCPWR=1			48		
		XOSCPWR=0,	0.4MHz resonator, CL=100pF	2.4k			
		FRQRANGE=0	1MHz crystal, CL=20pF	8.7k			
			2MHz crystal, CL=20pF	2.1k			
		XOSCPWR=0,	2MHz crystal	4.2k			
		FRQRANGE=1,	8MHz crystal	250			
		CL=20pF	9MHz crystal	195			-
		XOSCPWR=0,	8MHz crystal	360			
		FRQRANGE=2,	9MHz crystal	285			Ω
	Negative impedance <sup>(1)</sup>	CL=20pF	12MHz crystal	155			
		XOSCPWR=0, FRQRANGE=3, CL=20pF	9MHz crystal	365			
Rq			12MHz crystal	200			
ιν <sub>Q</sub>			16MHz crystal	105			
		XOSCPWR=1, FRQRANGE=0, CL=20pF	9MHz crystal	435			
			12MHz crystal	235			-
			16MHz crystal	125			-
		XOSCPWR=1, FRQRANGE=1,	9MHz crystal	495			
			12MHz crystal	270			-
		CL=20pF	16MHz crystal	145			-
		XOSCPWR=1,	12MHz crystal	305			
		FRQRANGE=2, CL=20pF	16MHz crystal	160			-
		XOSCPWR=1,	12MHz crystal	380			
		FRQRANGE=3, CL=20pF	16MHz crystal	205			
	ESR	SF = Safety factor				min(R <sub>Q</sub> )/SF	kΩ
C <sub>XTAL1</sub>	Parasitic capacitance XTAL1 pin				5.4		pF
C <sub>XTAL2</sub>	Parasitic capacitance XTAL2 pin				7.1		pF
C <sub>LOAD</sub>	Parasitic capacitance load				3.07		pF


Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.

# Atmel

#### 36.2.16 Two-Wire Interface Characteristics

Table 36-64 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 36-14.





#### Table 36-64. Two-wire interface characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input high voltage		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input low voltage		0.5		0.3×V <sub>CC</sub>	V
V <sub>hys</sub>	Hysteresis of Schmitt trigger inputs		0.05V <sub>CC</sub> <sup>(1)</sup>			V
V <sub>OL</sub>	Output low voltage	3mA, sink current	0		0.4	V
t <sub>r</sub>	Rise time for both SDA and SCL		20+0.1C <sub>b</sub> <sup>(1)(2)</sup>		300	ns
t <sub>of</sub>	Output fall time from $V_{\text{IHmin}}$ to $V_{\text{ILmax}}$	$10pF < C_b < 400pF^{(2)}$	20+0.1C <sub>b</sub> <sup>(1)(2)</sup>		250	ns
t <sub>SP</sub>	Spikes suppressed by Input filter		0		50	ns
I <sub>I</sub>	Input current for each I/O Pin	$0.1V_{CC} < V_1 < 0.9V_{CC}$	-10		10	μA
Cı	Capacitance for each I/O Pin				10	pF
f <sub>SCL</sub>	SCL clock frequency	f <sub>PER</sub> <sup>(3)</sup> >max(10f <sub>SCL</sub> , 250kHz)	0		400	kHz
R <sub>P</sub>	Value of pull-up resistor	$f_{SCL} \le 100 \text{kHz}$ $f_{SCL} > 100 \text{kHz}$	$\frac{V_{CC} - 0.4V}{3mA}$		$\frac{\frac{100ns}{C_b}}{\frac{300ns}{C_b}}$	Ω
+	Hold time (repeated) START condition	$f_{SCL} \leq 100 kHz$	4.0			
t <sub>hd;sta</sub>	noid time (repeated) START condition	f <sub>SCL</sub> > 100kHz	0.6			μs
+	Low period of SCL Clock	$f_{SCL} \! \leq 100 kHz$	4.7			
t <sub>LOW</sub>		f <sub>SCL</sub> > 100kHz	1.3			μs
t	High period of SCL Clock	$f_{SCL} \! \leq 100 kHz$	4.0			UE
t <sub>HIGH</sub>		f <sub>SCL</sub> > 100kHz	0.6			μs
+	Set-up time for a repeated START	$f_{SCL} \! \leq 100 kHz$	4.7			
t <sub>su;sta</sub>	condition	f <sub>SCL</sub> > 100kHz	0.6			μs

# Atmel

Table 36-69. Current consumption for modules and peripherals.

Symbol	Parameter	Condition <sup>(1)</sup>		Min.	Тур.	Max.	Units
	ULP oscillator				1.0		μA
	32.768kHz int. oscillator				29		μA
	2MHz int. oscillator				85		
		DFLL enabled with	n 32.768kHz int. osc. as reference		120		μA
	32MHz int. oscillator				300		μA
		DFLL enabled with	n 32.768kHz int. osc. as reference		465		μΑ
	PLL	-	20x multiplication factor, 32MHz int. osc. DIV4 as reference				μA
	Watchdog timer				1.0		μA
	POD	Continuous mode			138		
	BOD Sampled mode, includes ULP oscillator			1.0		μA	
	Internal 1.0V reference				103		μA
I <sub>CC</sub>	Temperature sensor				100		μA
	ADC				3.0		
		250ksps V <sub>REF</sub> = Ext ref	CURRLIMIT = LOW		2.6		mA
			CURRLIMIT = MEDIUM		2.1		
			CURRLIMIT = HIGH		1.6		
	DAC	250ksps	Normal mode		1.9		
	DAC	V <sub>REF</sub> = Ext ref No load	Low power mode		1.1		mA
		High speed mode			330		
	AC	Low pPower mode	)		130		μA
	DMA	615KBps between	I/O registers and SRAM		108		μA
	Timer/counter				16		μA
	USART	Rx and Tx enabled	1, 9600 BAUD		2.5		μA
	Flash memory and EEPROM programming				8.0		mA

Note:

All parameters measured as the difference in current consumption between module enabled and disabled. All data at V<sub>CC</sub> = 3.0V, Clk<sub>SYS</sub> = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.

#### Table 36-78. Accuracy characteristics.

Symbol	Parameter	Conditior	ı	Min.	Тур.	Max.	Units		
RES	Input resolution					12	Bits		
		$\lambda = E_{\rm vt} + 0 \lambda$	V <sub>CC</sub> = 1.6V		±2.0	±3.0			
		V <sub>REF</sub> = Ext 1.0V	V <sub>CC</sub> = 3.6V		±1.5	±2.5			
INL <sup>(1)</sup>	Integral pop linearity		V <sub>CC</sub> = 1.6V		±2.0	±4.0	lsb		
	Integral non-linearity	V <sub>REF</sub> =AV <sub>CC</sub>	V <sub>CC</sub> = 3.6V		±1.5	±4.0	ISD		
		\/INIT4\/	V <sub>CC</sub> = 1.6V		±5.0				
		V <sub>REF</sub> =INT1V	V <sub>CC</sub> = 3.6V		±5.0				
	Differential non-linearity	V <sub>REF</sub> =Ext 1.0V	V <sub>CC</sub> = 1.6V		±1.5	3.0			
			V <sub>CC</sub> = 3.6V		±0.6	1.5			
DNL <sup>(1)</sup>					V <sub>CC</sub> = 1.6V		±1.0	3.5	-
DNL		V <sub>REF</sub> =AV <sub>CC</sub>	V <sub>CC</sub> = 3.6V		±0.6	1.5	lsb		
			V <sub>CC</sub> = 1.6V		±4.5				
		V <sub>REF</sub> =INT1V	V <sub>CC</sub> = 3.6V		±4.5				
	Gain error	After calibration	1		<4.0		lsb		
	Gain calibration step size				4.0		lsb		
	Gain calibration drift	V <sub>REF</sub> = Ext 1.0V			<0.2		mV/K		
	Offset error	After calibration			<1.0		lsb		
	Offset calibration step size				1.0				

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

Parameter	Condition	Min.	Тур.	Max.	Units
Data hald time	$f_{SCL} \leq 100 kHz$	0		3.45	
	f <sub>SCL</sub> > 100kHz	0		0.9	μs
Data setup time	$f_{SCL} \leq 100 kHz$	250			
	f <sub>SCL</sub> > 100kHz	100			ns
Setup time for STOP condition	$f_{SCL} \leq 100 kHz$	4.0			
	f <sub>SCL</sub> > 100kHz	0.6			μs
Bus free time between a STOP and	$f_{SCL} \leq 100 kHz$	4.7			
START condition	f <sub>SCL</sub> > 100kHz	1.3			μs
	Data hold time Data setup time Setup time for STOP condition Bus free time between a STOP and	$\begin{array}{l} \label{eq:point} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	$\begin{array}{ll} \label{eq:bound} Bus free time between a STOP and STAPS equation of the star star star star star star star star$	$\begin{array}{c c} F_{SCL} \leq 100 \text{ kHz} & 0 & \\ \hline f_{SCL} \geq 100 \text{ kHz} & 0 & \\ \hline f_{SCL} \geq 100 \text{ kHz} & 0 & \\ \hline \end{array} \\ \begin{array}{c} Data \ \text{setup time} & \\ \hline f_{SCL} \leq 100 \text{ kHz} & 250 & \\ \hline f_{SCL} \geq 100 \text{ kHz} & 100 & \\ \hline \end{array} \\ \begin{array}{c} F_{SCL} \geq 100 \text{ kHz} & 100 & \\ \hline \end{array} \\ \begin{array}{c} F_{SCL} \leq 100 \text{ kHz} & 4.0 & \\ \hline \end{array} \\ \begin{array}{c} F_{SCL} \geq 100 \text{ kHz} & 0.6 & \\ \hline \end{array} \\ \begin{array}{c} Bus \ free \ time \ between \ a \ STOP \ and \\ \end{array} \\ \begin{array}{c} F_{SCL} \leq 100 \text{ kHz} & 0.6 & \\ \hline \end{array} \\ \begin{array}{c} F_{SCL} \leq 100 \text{ kHz} & 0.6 & \\ \hline \end{array} \\ \end{array} \end{array}$	$\begin{array}{ c c c c } \hline P_{SCL} \leq 100 \text{kHz} & 0 & 3.45 \\ \hline P_{SCL} > 100 \text{kHz} & 0 & 0.9 \\ \hline P_{SCL} > 100 \text{kHz} & 250 & 0.9 \\ \hline P_{SCL} \leq 100 \text{kHz} & 250 & 0.9 \\ \hline P_{SCL} > 100 \text{kHz} & 100 & 0.9 \\ \hline P_{SCL} > 100 \text{kHz} & 100 & 0.9 \\ \hline P_{SCL} > 100 \text{kHz} & 100 & 0.9 \\ \hline P_{SCL} > 100 \text{kHz} & 100 & 0.9 \\ \hline P_{SCL} > 100 \text{kHz} & 0.6 & 0.6 \\$

Required only for f<sub>SCL</sub> > 100kHz.
 C<sub>b</sub> = Capacitance of one bus line in pF.
 f<sub>PER</sub> = Peripheral clock frequency.



#### 36.4.6 ADC characteristics

Table 36-104. Power supply, reference and input range.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC</sub> - 0.3		V <sub>CC</sub> + 0.3	V
V <sub>REF</sub>	Reference voltage		1		AV <sub>CC</sub> - 0.6	V
R <sub>in</sub>	Input resistance	Switched		4.0		kΩ
C <sub>sample</sub>	Input capacitance	Switched		4.4		pF
R <sub>AREF</sub>	Reference input resistance	(leakage only)		>10		MΩ
C <sub>AREF</sub>	Reference input capacitance	Static load		7		pF
V <sub>IN</sub>	Input range		-0.1		AV <sub>CC</sub> +0.1	V
	Conversion range	Differential mode, Vinp - Vinn	-V <sub>REF</sub>		V <sub>REF</sub>	V
	Conversion range	Single ended unsigned mode, Vinp	-ΔV		$V_{REF}$ - $\Delta V$	V
ΔV	Fixed offset voltage			190		lsb

## Table 36-105.Clock and timing.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Clk <sub>ADC</sub>	ADC Clock frequency	Maximum is 1/4 of Peripheral clock frequency	100		2000	kHz
		Measuring internal signals	100		125	
		Current limitation (CURRLIMIT) off	100		2000	
f	Sample rate	CURRLIMIT = LOW	100		1500	kono
f <sub>ADC</sub>		CURRLIMIT = MEDIUM	100		1000	ksps
		CURRLIMIT = HIGH	100		500	_
	Sampling time	1/2 Clk <sub>ADC</sub> cycle	0.25		5	μs
	Conversion time (latency)	(RES+2)/2+(GAIN !=0) RES (Resolution) = 8 or 12	5		8	Clk <sub>ADC</sub> cycles
	Start-up time	ADC clock cycles		12	24	Clk <sub>ADC</sub> cycles
	ADC settling time	After changing reference or input mode		7	7	Clk <sub>ADC</sub>
	ADC settling time	After ADC flush		1	1	cycles

Table 36-124. External clock with prescaler <sup>(1)</sup>for system clock.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1 /+		V <sub>CC</sub> = 1.6 - 1.8V	0		90	MHz
1/t <sub>CK</sub>	Clock Frequency <sup>(2)</sup>	V <sub>CC</sub> = 2.7 - 3.6V	0		142	
+	Cleak Pariad	V <sub>CC</sub> = 1.6 - 1.8V	11			20
t <sub>ск</sub>	Clock Period	V <sub>CC</sub> = 2.7 - 3.6V	7			ns
+	Clock High Time	V <sub>CC</sub> = 1.6 - 1.8V	4.5			20
t <sub>сн</sub>		V <sub>CC</sub> = 2.7 - 3.6V	2.4			ns
		V <sub>CC</sub> = 1.6 - 1.8V	4.5			
t <sub>CL</sub>	Clock Low Time	V <sub>CC</sub> = 2.7 - 3.6V	2.4			ns
		V <sub>CC</sub> = 1.6 - 1.8V			1.5	
t <sub>CR</sub>	Rise Time (for maximum frequency)	V <sub>CC</sub> = 2.7 - 3.6V			1.0	ns
+	Fall Time (for maximum fraguanau)	V <sub>CC</sub> = 1.6 - 1.8V			1.5	
t <sub>CF</sub>	Fall Time (for maximum frequency)	V <sub>CC</sub> = 2.7 - 3.6V			1.0	ns
$\Delta t_{CK}$	Change in period from one clock cycle to the next				10	%


Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.


2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.


### 36.4.14.7 External 16MHz crystal oscillator and XOSC characteristic


Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
	Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=0		<10		ns
			FRQRANGE=1, 2, or 3		<1		
		XOSCPWR=1			<1		
	Long term jitter	XOSCPWR=0	FRQRANGE=0		<6		ns
			FRQRANGE=1, 2, or 3		<0.5		
		XOSCPWR=1			<0.5		
	Frequency error	XOSCPWR=0	FRQRANGE=0		<0.1		%
			FRQRANGE=1		<0.05		
			FRQRANGE=2 or 3		<0.005		
		XOSCPWR=1			<0.005		

#### 37.1.9 Power-on Reset Characteristics























#### 37.3.1.5 Standby mode supply current







Figure 37-187. Standby supply current vs.  $V_{CC}$ . Standby,  $f_{SYS} = 1MHz$ .





#### 37.3.11 Two-Wire Interface characteristics

Figure 37-251. SDA hold time vs. supply voltage.



## 37.3.12 PDI characteristics








Figure 37-281. I/O pin output voltage vs. sink current.  $V_{CC} = 3.0V$ 




Figure 37-282. I/O pin output voltage vs. sink current.  $V_{CC} = 3.3V$ 






Figure 37-309. Analog comparator current source vs. calibration value.




Figure 37-310. Voltage scaler INL vs. SCALEFAC.  $T = 25 \circ C$ ,  $V_{cc} = 3.0V$ .

