

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	49-VFBGA
Supplier Device Package	49-VFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega64a4u-cur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 8. DMAC – Direct Memory Access Controller

### 8.1 Features

- Allows high speed data transfers with minimal CPU intervention
  - from data memory to data memory
  - from data memory to peripheral
  - from peripheral to data memory
  - from peripheral to peripheral
- Four DMA channels with separate
  - transfer triggers
  - interrupt vectors
  - addressing modes
- Programmable channel priority
- From 1 byte to 16MB of data in a single transaction
  - Up to 64KB block transfers with repeat
  - 1, 2, 4, or 8 byte burst transfers
- Multiple addressing modes
  - Static
  - Incremental
  - Decremental
- Optional reload of source and destination addresses at the end of each
  - Burst
  - Block
  - Transaction
- Optional interrupt on end of transaction
- Optional connection to CRC generator for CRC on DMA data

### 8.2 Overview

The four-channel direct memory access (DMA) controller can transfer data between memories and peripherals, and thus offload these tasks from the CPU. It enables high data transfer rates with minimum CPU intervention, and frees up CPU time. The four DMA channels enable up to four independent and parallel transfers.

The DMA controller can move data between SRAM and peripherals, between SRAM locations and directly between peripheral registers. With access to all peripherals, the DMA controller can handle automatic transfer of data to/from communication modules. The DMA controller can also read from memory mapped EEPROM.

Data transfers are done in continuous bursts of 1, 2, 4, or 8 bytes. They build block transfers of configurable size from 1 byte to 64KB. A repeat counter can be used to repeat each block transfer for single transactions up to 16MB. Source and destination addressing can be static, incremental or decremental. Automatic reload of source and/or destination addresses can be done after each burst or block transfer, or when a transaction is complete. Application software, peripherals, and events can trigger DMA transfers.

The four DMA channels have individual configuration and control settings. This include source, destination, transfer triggers, and transaction sizes. They have individual interrupt settings. Interrupt requests can be generated when a transaction is complete or when the DMA controller detects an error on a DMA channel.

To allow for continuous transfers, two channels can be interlinked so that the second takes over the transfer when the first is finished, and vice versa.



#### 11.3.3 Power-save Mode

Power-save mode is identical to power down, with one exception. If the real-time counter (RTC) is enabled, it will keep running during sleep, and the device can also wake up from either an RTC overflow or compare match interrupt.

#### 11.3.4 Standby Mode

Standby mode is identical to power down, with the exception that the enabled system clock sources are kept running while the CPU, peripheral, and RTC clocks are stopped. This reduces the wake-up time.

#### 11.3.5 Extended Standby Mode

Extended standby mode is identical to power-save mode, with the exception that the enabled system clock sources are kept running while the CPU and peripheral clocks are stopped. This reduces the wake-up time.



## 28. ADC – 12-bit Analog to Digital Converter

## 28.1 Features

- One Analog to Digital Converter (ADC)
- 12-bit resolution
- Up to two million samples per second
  - Two inputs can be sampled simultaneously using ADC and 1x gain stage
  - Four inputs can be sampled within 1.5µs
  - Down to 2.5µs conversion time with 8-bit resolution
  - Down to 3.5µs conversion time with 12-bit resolution
- Differential and single-ended input
  - Up to 12 single-ended inputs
  - 12x4 differential inputs without gain
  - 8x4 differential inputs with gain
- Built-in differential gain stage
  - 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, and 64x gain options
- Single, continuous and scan conversion options
- Four internal inputs
  - Internal temperature sensor
  - DAC output
  - AV<sub>CC</sub> voltage divided by 10
  - 1.1V bandgap voltage
- · Four conversion channels with individual input control and result registers
  - Enable four parallel configurations and results
- Internal and external reference options
- Compare function for accurate monitoring of user defined thresholds
- Optional event triggered conversion for accurate timing
- Optional DMA transfer of conversion results
- Optional interrupt/event on compare result

## 28.2 Overview

The ADC converts analog signals to digital values. The ADC has 12-bit resolution and is capable of converting up to two million samples per second (msps). The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements, an optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.

This is a pipelined ADC that consists of several consecutive stages. The pipelined design allows a high sample rate at a low system clock frequency. It also means that a new input can be sampled and a new ADC conversion started while other ADC conversions are still ongoing. This removes dependencies between sample rate and propagation delay.

The ADC has four conversion channels (0-3) with individual input selection, result registers, and conversion start control. The ADC can then keep and use four parallel configurations and results, and this will ease use for applications with high data throughput or for multiple modules using the ADC independently. It is possible to use DMA to move ADC results directly to memory or peripherals when conversions are done.

Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the ADC. The output from the DAC,  $AV_{CC}/10$  and the bandgap voltage can also be measured by the ADC.

The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.

## 32.1.1 Operation/Power Supply

V <sub>CC</sub>	Digital supply voltage
AV <sub>CC</sub>	Analog supply voltage
GND	Ground

#### 32.1.2 Port Interrupt functions

SYNC	Port pin with full synchronous and limited asynchronous interrupt function
ASYNC	Port pin with full synchronous and full asynchronous interrupt function

#### 32.1.3 Analog functions

ACn	Analog Comparator input pin n
ACnOUT	Analog Comparator n Output
ADCn	Analog to Digital Converter input pin n
DACn	Digital to Analog Converter output pin n
A <sub>REF</sub>	Analog Reference input pin

#### 32.1.4 Timer/Counter and AWEX functions

OCnxLS	Output Compare Channel x Low Side for Timer/Counter n
OCnxHS	Output Compare Channel x High Side for Timer/Counter n



## 36.1.3 Current consumption

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			V <sub>CC</sub> = 1.8V		40		
		32kHz, Ext. Cik	V <sub>CC</sub> = 3.0V		80		
			V <sub>CC</sub> = 1.8V		230		μA
	Active power	1MHZ, EXT. CIK	V <sub>CC</sub> = 3.0V		480		
			V <sub>CC</sub> = 1.8V		430	600	
		2MHZ, EXT. CIK			0.9	1.4	
		32MHz, Ext. Clk	$v_{\rm CC} = 3.0v$		9.6	12	mA
			V <sub>CC</sub> = 1.8V		2.4		
		32KHZ, EXT. CIK	V <sub>CC</sub> = 3.0V		3.9		
			V <sub>CC</sub> = 1.8V		62		
	Idle power consumption <sup>(1)</sup>	1MHZ, EXt. CIK	V <sub>CC</sub> = 3.0V		118		- μA -
		2MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		125	225	
			(-20)(		240	350	
		32MHz, Ext. Clk	$V_{\rm CC} = 3.0V$		3.8	5.5	mA
I <sub>CC</sub>	Power-down power consumption	T = 25°C			0.1	1.0	μΑ
		T = 85°C	V <sub>CC</sub> = 3.0V		1.2	4.5	
		T = 105°C			3.5	6.0	
		WDT and Sampled BOD enabled, T = $25^{\circ}$ C			1.3	3.0	
		WDT and Sampled BOD enabled, T = $85^{\circ}$ C	V <sub>CC</sub> = 3.0V		2.4	6.0	
		WDT and Sampled BOD enabled, T = 105°C			4.5	8.0	
		RTC from ULP clock, WDT and sampled	V <sub>CC</sub> = 1.8V		1.2		
		BOD enabled, T = 25°C	V <sub>CC</sub> = 3.0V		1.3		μA
	Power-save power	RTC from 1.024kHz low power	V <sub>CC</sub> = 1.8V		0.6	2.0	
	consumption <sup>(2)</sup>	32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		0.7	2.0	
		RTC from low power 32.768kHz TOSC,	V <sub>CC</sub> = 1.8V		0.8	3.0	
		T = 25°C	V <sub>CC</sub> = 3.0V		1.0	3.0	
	Reset power consumption	Current through RESET pin substracted	V <sub>CC</sub> = 3.0V		320		μA
Notes: 1.	All Power Reduction Registers set.						

Table 36-4.	Current consum	ption for Active	e mode and slee	p modes.
-------------	----------------	------------------	-----------------	----------

2. Maximum limits are based on characterization, and not tested in production.

### 36.3.3 Current consumption

Int Int Int Int Int Int Int Int Int	Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
$\begin{tabular}{ c c c c } \label{eq:relation} $ \begin{tabular}{ c c c c c } \hline $V_{CC}$ = 3.0V $ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $				V <sub>CC</sub> = 1.8V		52		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			32KHZ, EXT. CIK	V <sub>CC</sub> = 3.0V		132		-
$\begin{tabular}{ c c c c c c } \label{eq:relation} $ \end{tabular} $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $$				V <sub>CC</sub> = 1.8V		223		μA
$\begin{tabular}{ c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ $		Active power		V <sub>CC</sub> = 3.0V		476		-
$\begin{tabular}{ c c c c } \label{eq:relation} & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$		concernption		V <sub>CC</sub> = 1.8V		400	600	-
$\begin{tabular}{ c c c c } \hline  c c c c c c c c c c c c c c c c c c $			ZMHZ, EXT. CIK			0.8	1.4	
$\begin{tabular}{ c                                   $			32MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		8.2	12	mA
$\begin{tabular}{ c c c c } \hline  c c c c c c c c c c c c c c c c c c $				V <sub>CC</sub> = 1.8V		2.4		
$\begin{tabular}{ c                                   $			32KHZ, EXT. CIK	V <sub>CC</sub> = 3.0V		3.5		-
$\frac{1 \text{dle power consumption (1)}}{1 \text{ Consumption (1)}} + \frac{1 \text{TMHZ, Ext. Clk}}{2 \text{ MHZ, Ext. Clk}} + \frac{1 \text{V}_{\text{CC}} = 3.0 \text{V}}{1 \text{CC}} + \frac{1 \text{TS}}{226} + \frac{2216}{350} + 2216$				V <sub>CC</sub> = 1.8V		57		
$\frac{1}{100} \frac{1}{100} \frac{1}$		Idle power consumption <sup>(1)</sup>	1MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		110		μΑ
$\frac{1}{1 \text{ cc}} = \frac{1}{32 \text{ MHz, Ext. Clk}} + \frac{1}{1 \text{ cc}} = 3.0 \text{ V}_{\text{Cc}} = 3.0 \text{ V}_{\text{Cc}} = 3.0 \text{ V}_{\text{Cc}} = 3.0 \text{ V}_{\text{Cc}} = 3.0 \text{ MA}}{3.5 \text{ 5.5 } \text{ MA}}$ $\frac{1}{1 \text{ cc}} = \frac{1}{1 \text{ cc}} + \frac{1}{1 \text{ cc}$			2MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		115	225	
						216	350	-
$\begin{tabular}{ cc c c c } \hline I & I & I & I & I & I & I & I & I & I$			32MHz, Ext. Clk	$V_{\rm CC} = 3.0V$		3.5	5.5	mA
$ \begin{array}{ c c c c c } \hline T &= 85^{\circ} C & T &= 105^{\circ} C & T &=$	I <sub>CC</sub>	Power-down power consumption	T = 25°C			0.1	1.0	μΑ
$ \begin{array}{ c c c c c c } \hline \mbox{T} = 105^{\circ}\mbox{C} & \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $			T = 85°C	V <sub>CC</sub> = 3.0V		1.2	4.5	
$ \frac{Power-down power}{consumption} \left\{ \begin{array}{c} WDT and Sampled BOD enabled, \\ T = 25^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 85^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WDT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and Sampled BOD enabled, \\ T = 105^{\circ}C \\ \hline WT and \\$			T = 105°C	-		2.4	6.0	
$\frac{\text{WDT and Sampled BOD enabled,}}{\text{T = 85^{\circ}C}} & \text{V}_{CC} = 3.0 \text{V} \\ \hline \text{WDT and Sampled BOD enabled,}} \\ \frac{\text{WDT and Sampled BOD enabled,}}{\text{T = 105^{\circ}C}} & \frac{\text{V}_{CC} = 3.0 \text{V}}{\text{MDT and Sampled BOD enabled,}} \\ \hline \text{WDT and Sampled BOD enabled,} \\ \frac{\text{RTC from ULP clock, WDT and}}{\text{sampled BOD enabled, T = 25^{\circ}C}} & \frac{\text{V}_{CC} = 1.8 \text{V}}{\text{V}_{CC} = 3.0 \text{V}} & 1.2 & -1.2 \\ \hline \text{V}_{CC} = 3.0 \text{V}} & 1.5 & -1.2 \\ \hline \text{WDT and Sampled BOD enabled,} \\ \frac{\text{RTC from 1.024kHz low power}}{32.768kHz TOSC, T = 25^{\circ}C} & \frac{\text{V}_{CC} = 1.8 \text{V}}{\text{V}_{CC} = 3.0 \text{V}} & 0.6 & 2.0 \\ \hline \text{WDT and Sampled BOD enabled,} \\ \hline \text{WDT and Sampled BOD enabled,} \\ \hline \text{WDT and Sampled BOD enabled,} \\ \frac{\text{V}_{CC} = 3.0 \text{V}}{\text{V}_{CC} = 3.0 \text{V}} & 0.6 & 2.0 \\ \hline \text{WDT and Sampled BOD enabled,} \\ \hline \text{WDT and Sampled BOD enabled,} \\ \frac{\text{V}_{CC} = 3.0 \text{V}}{\text{V}_{CC} = 3.0 \text{V}} & 0.6 & 2.0 \\ \hline \text{WDT and Sampled BOD enabled,} \\ \frac{\text{WDT and Sampled BOD enabled,} \\ \frac{\text{WT and Sampled BOD enabled,} \\ \text{WT an$			WDT and Sampled BOD enabled, T = $25^{\circ}$ C			1.4	3.0	
$\frac{\text{WDT and Sampled BOD enabled,}}{\Gamma = 105^{\circ}\text{C}} & \text{Implementation} \\ \frac{\text{WDT and Sampled BOD enabled,}}{\Gamma = 105^{\circ}\text{C}} & \text{Implementation} \\ \frac{\text{WDT and Sampled BOD enabled,}}{\text{V}_{\text{CC}} = 1.8 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 1.8 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 1.8 \text{V}}{\text{V}_{\text{CC}} = 1.8 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 1.8 \text{V}}{\text{V}_{\text{CC}} = 1.8 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 1.8 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 1.8 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V}}{\text{V}_{\text{CC}} = 3.0 \text{V}} & \text{Implementation} \\ \frac{\text{V}_{\text{CC}} = 3.0 \text{V} & Implement$			WDT and Sampled BOD enabled, T = $85^{\circ}$ C	V <sub>CC</sub> = 3.0V		2.4	6.0	
$\frac{\text{RTC from ULP clock, WDT and sampled BOD enabled, T = 25°C}}{\text{Power-save power consumption}^{(2)}} \frac{V_{\text{CC}} = 1.8V}{32.768 \text{ kHz TOSC, T = 25°C}} \frac{V_{\text{CC}} = 1.8V}{V_{\text{CC}} = 3.0V} \text{ (1.2)} \frac{1.2}{1.5} + \frac{1.2}{1$			WDT and Sampled BOD enabled, T = 105°C			3.5	8.0	
$\frac{\text{sampled BOD enabled, T = 25°C}}{\text{Power-save power consumption}^{(2)}} \frac{\text{sampled BOD enabled, T = 25°C}}{\text{RTC from 1.024kHz low power 32.768kHz TOSC, T = 25°C}} \frac{\text{V}_{\text{CC}} = 3.0\text{V}}{\text{V}_{\text{CC}} = 3.0\text{V}} \frac{1.5}{0.6} \frac{2.0}{2.0}}{\text{V}_{\text{CC}} = 3.0\text{V}} \frac{1.5}{0.7} \frac{1.5}{2.0} \frac$			RTC from ULP clock, WDT and	V <sub>CC</sub> = 1.8V		1.2		
Power-save power consumption <sup>(2)</sup> RTC from 1.024kHz low power 32.768kHz TOSC, T = 25°C $V_{CC} = 1.8V$ 0.6         2.0 $V_{CC} = 3.0V$ 0.7         2.0			sampled BOD enabled, T = 25°C	V <sub>CC</sub> = 3.0V		1.5		μΑ
consumption <sup>(2)</sup> 32.768kHz TOSC, T = 25°C $V_{CC} = 3.0V$ 0.7 2.0 $\mu$ A		Power-save power	RTC from 1.024kHz low power	V <sub>CC</sub> = 1.8V		0.6	2.0	
		consumption <sup>(2)</sup>	32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		0.7	2.0	
RTC from low power 32.768kHz TOSC, $V_{CC} = 1.8V$ 0.8 3.0			RTC from low power 32.768kHz TOSC,	V <sub>CC</sub> = 1.8V		0.8	3.0	
T = 25°C $V_{CC} = 3.0V$ 1.0 3.0			T = 25°C	V <sub>CC</sub> = 3.0V		1.0	3.0	
Reset power consumptionCurrent through RESET pin substractedV_{CC} = 3.0V140		Reset power consumption	Current through RESET pin substracted	V <sub>CC</sub> = 3.0V		140		

Table 36-68. Current consumption for Active mode and sleep modes.

1. All Power Reduction Registers set.

2. Maximum limits are based on characterization, and not tested in production.

#### 36.3.6 ADC characteristics

Table 36-72. Power supply, reference and input range.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC</sub> - 0.3		V <sub>CC</sub> + 0.3	V
V <sub>REF</sub>	Reference voltage		1.0		AV <sub>CC</sub> - 0.6	V
R <sub>in</sub>	Input resistance	Switched		4.0		kΩ
C <sub>sample</sub>	Input capacitance	Switched		4.4		pF
R <sub>AREF</sub>	Reference input resistance	(leakage only)		>10		MΩ
C <sub>AREF</sub>	Reference input capacitance	Static load		7.0		pF
V <sub>IN</sub>	Input range		-0.1		AV <sub>CC</sub> +0.1	V
	Conversion range	Differential mode, Vinp - Vinn	-V <sub>REF</sub>		V <sub>REF</sub>	V
	Conversion range	Single ended unsigned mode, Vinp	-ΔV		$V_{REF}$ - $\Delta V$	V
ΔV	Fixed offset voltage			190		lsb

## Table 36-73. Clock and timing.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
Clk <sub>ADC</sub>	ADC clock frequency	Maximum is 1/4 of peripheral clock frequency	100		2000	kHz	
		Measuring internal signals	100		125		
f <sub>ADC</sub>		Current limitation (CURRLIMIT) off	100		2000		
	Sample rate	CURRLIMIT = LOW	100		1500	ksps	
		CURRLIMIT = MEDIUM	100		1000		
		CURRLIMIT = HIGH	100		500		
	Sampling time	1/2 Clk <sub>ADC</sub> cycle	0.25		5	μs	
	Conversion time (latency)	(RES+2)/2+(GAIN !=0) RES (Resolution) = 8 or 12	5		8	Clk <sub>ADC</sub> cycles	
	Start-up time	ADC clock cycles		12	24	Clk <sub>ADC</sub> cycles	
	ADC sottling time	After changing reference or input mode		7	7	Clk <sub>ADC</sub>	
	ADC settling time	After ADC flush		1	1	cycles	

#### 36.3.10 Brownout Detection Characteristics

Table 36-81. Brownout detection characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	BOD level 0 falling V <sub>CC</sub>		1.50	1.62	1.72	
V <sub>BOT</sub>	BOD level 1 falling V <sub>CC</sub>			1.8		
	BOD level 2 falling V <sub>CC</sub>			2.0		V
	BOD level 3 falling V <sub>CC</sub>			2.2		
	BOD level 4 falling $V_{CC}$			2.4		
	BOD level 5 falling V <sub>CC</sub>			2.6		
	BOD level 6 falling V <sub>CC</sub>			2.8		
	BOD level 7 falling V <sub>CC</sub>			3.0		
+	Detection time	Continuous mode		0.4		
BOD		Sampled mode		1000		μs
V <sub>HYST</sub>	Hysteresis			1.2		%

#### 36.3.11 External Reset Characteristics

 Table 36-82.
 External reset characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
t <sub>EXT</sub>	Minimum reset pulse width		1000	95		ns
V <sub>RST</sub>	Reset threshold voltage ( $V_{IH}$ )	V <sub>CC</sub> = 2.7 - 3.6V		$0.60 \times V_{CC}$		
		V <sub>CC</sub> = 1.6 - 2.7V		$0.60 \times V_{CC}$		V
	Reset threshold voltage ( $V_{IL}$ )	V <sub>CC</sub> = 2.7 - 3.6V		$0.50 \times V_{CC}$		V
		V <sub>CC</sub> = 1.6 - 2.7V		$0.40 \times V_{CC}$		
R <sub>RST</sub>	Reset pin Pull-up Resistor			25		kΩ

#### 36.3.12 Power-on Reset Characteristics

Table 36-83.	Power-on	reset	characteristics.
--------------	----------	-------	------------------

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>POT-</sub> <sup>(1)</sup>	POR threshold voltage falling $V_{CC}$	$V_{CC}$ falls faster than 1V/ms	0.4	1.0		V
		V <sub>CC</sub> falls at 1V/ms or slower	0.8	1.0		
V <sub>POT+</sub>	POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$			1.3	1.59	

Note: 1.  $V_{POT-}$  values are only valid when BOD is disabled. When BOD is enabled  $V_{POT-} = V_{POT+}$ .

#### 36.4.6 ADC characteristics

Table 36-104. Power supply, reference and input range.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
AV <sub>CC</sub>	Analog supply voltage		V <sub>CC</sub> - 0.3		V <sub>CC</sub> + 0.3	V
V <sub>REF</sub>	Reference voltage		1		AV <sub>CC</sub> - 0.6	V
R <sub>in</sub>	Input resistance	Switched		4.0		kΩ
C <sub>sample</sub>	Input capacitance	Switched		4.4		pF
R <sub>AREF</sub>	Reference input resistance	(leakage only)		>10		MΩ
C <sub>AREF</sub>	Reference input capacitance	Static load		7		pF
V <sub>IN</sub>	Input range		-0.1		AV <sub>CC</sub> +0.1	V
	Conversion range	Differential mode, Vinp - Vinn	-V <sub>REF</sub>		V <sub>REF</sub>	V
	Conversion range	Single ended unsigned mode, Vinp	-ΔV		$V_{REF} \Delta V$	V
ΔV	Fixed offset voltage			190		lsb

## Table 36-105.Clock and timing.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Clk <sub>ADC</sub>	ADC Clock frequency	Maximum is 1/4 of Peripheral clock frequency	100		2000	kHz
		Measuring internal signals	100		125	
	Sample rate	Current limitation (CURRLIMIT) off	100		2000	ksps
f		CURRLIMIT = LOW	100		1500	
IADC		CURRLIMIT = MEDIUM	100		1000	
		CURRLIMIT = HIGH	100		500	
	Sampling time	1/2 Clk <sub>ADC</sub> cycle	0.25		5	μs
	Conversion time (latency)	(RES+2)/2+(GAIN !=0) RES (Resolution) = 8 or 12	5		8	Clk <sub>ADC</sub> cycles
	Start-up time	ADC clock cycles		12	24	Clk <sub>ADC</sub> cycles
	ADC settling time	After changing reference or input mode		7	7	Clk <sub>ADC</sub>
		After ADC flush		1	1	cycles

#### 36.4.14.8 External 32.768kHz crystal oscillator and TOSC characteristics



Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ESR/R1	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	kΩ
		Crystal load capacitance 9.0pF			35	
C <sub>TOSC1</sub>	Parasitic capacitance TOSC1 pin			5.4		pF
		Alternate TOSC location		4.0		
C <sub>TOSC2</sub>	Parasitic capacitance TOSC2 pin			7.1		pF
		Alternate TOSC location		4.0		
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note: 1. See Figure 36-25 for definition.





The parasitic capacitance between the TOSC pins is  $C_{L1} + C_{L2}$  in series as seen from the crystal when oscillating without external capacitors.







#### 37.1.1.2 Idle mode supply current





#### 37.1.1.5 Standby mode supply current



Figure 37-19. Standby supply current vs.  $V_{CC}$ . Standby,  $f_{SYS} = 1MHz$ .







Figure 37-29. I/O pin output voltage vs. sink current.



Figure 37-30. I/O pin output voltage vs. sink current.



Figure 37-31. I/O pin output voltage vs. sink current.



Figure 37-50. DNL error vs. V<sub>REF</sub>.



Figure 37-51. DAC noise vs. temperature.  $V_{CC} = 3.0V, V_{REF} = 2.4V$ .



Figure 37-66. Reset pin input threshold voltage vs.  $V_{cc.}$ 



Figure 37-67. Reset pin input threshold voltage vs.  $V_{CC.}$  $V_{IL}$  - Reset pin read as "0".



#### 37.1.10.5 32MHz internal oscillator calibrated to 48MHz



Figure 37-80. 48MHz internal oscillator frequency vs. temperature. DFLL disabled.









Figure 37-129. Gain error vs. temperature.  $V_{CC} = 3.0V, V_{REF} = external 2.0V.$ 



Temperature [°C]



#### 37.2.12 PDI characteristics

Figure 37-168. Maximum PDI frequency vs.  $V_{cc}$ .





#### 37.3.6 Internal 1.0V reference Characteristics





#### 37.3.7 BOD Characteristics



Figure 37-228. BOD thresholds vs. temperature. BOD level = 1.6V.





Figure 37-234. Reset pin input threshold voltage vs.  $V_{CC.}$  $V_{IH}$  - Reset pin read as "1".



