

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFQFN Exposed Pad
Supplier Device Package	44-VQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega64a4u-mhr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering code	Flash (bytes)	EEPROM (bytes)	SRAM (bytes)	Speed (MHz)	Power supply	Package ⁽¹⁾⁽²⁾⁽³⁾	Temp.		
ATxmega128A4U-AN	128K + 8K	2К	8K						
ATxmega128A4U-ANR ⁽⁴⁾	128K + 8K	2К	8K				- 0°C - 105°C		
ATxmega64A4U-AN	64K + 4K	2К	4K						
ATxmega64A4U-ANR ⁽⁴⁾	64K + 4K	2К	4K						
ATxmega32A4U-AN	32K + 4K	1К	4K		1.6 - 3.6V	44A			
ATxmega32A4U-ANR ⁽⁴⁾	32K + 4K	1К	4K						
ATxmega16A4U-AN	16K + 4K	1К	2К						
ATxmega16A4U-ANR ⁽⁴⁾	16K + 4K	1К	2К	20					
ATxmega128A4U-M7	128K + 8K	2К	8K	32					
ATxmega128A4U-M7R ⁽⁴⁾	128K + 8K	2К	8K						
ATxmega64A4U-M7	64K + 4K	2К	4K			PW	_		
ATxmega64A4U-M7R ⁽⁴⁾	64K + 4K	2К	4K						
ATxmega32A4U-M7	32K + 4K	1К	4K						
ATxmega32A4U-M7R ⁽⁴⁾	32K + 4K	1К	4K						
ATxmega16A4U-M7	16K + 4K	1К	2К			441/11			
ATxmega16A4U-M7R ⁽⁴⁾	16K + 4K	1K	2K	latailad ordaring inform	action				

This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information.
Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
For packaging information, see "Instruction Set Summary" on page 63.
Tape and Reel

	Package Type
44A	44-Lead, 10 x 10mm body size, 1.0mm body thickness, 0.8mm lead pitch, thin profile plastic quad flat package (TQFP)
44M1	44-Pad, 7x7x1mm body, lead pitch 0.50mm, 5.20mm exposed pad, thermally enhanced plastic very thin quad no lead package (VQFN)
PW	44-Pad, 7x7x1mm body, lead pitch 0.50mm, 5.20mm exposed pad, thermally enhanced plastic very thin quad no lead package (VQFN)
49C2	49-Ball (7 x 7 Array), 0.65mm Pitch, 5.0 x 5.0 x 1.0mm, very thin, fine-pitch ball grid array package (VFBGA)

Typical Applications

Industrial control	Climate control	Low power battery applications
Factory automation	RF and ZigBee [®]	Power tools
Building control	USB connectivity	HVAC
Board control	Sensor control	Utility metering
White goods	Optical	Medical applications



7.3.4 Production Signature Row

The production signature row is a separate memory section for factory programmed data. It contains calibration data for functions such as oscillators and analog modules. Some of the calibration values will be automatically loaded to the corresponding module or peripheral unit during reset. Other values must be loaded from the signature row and written to the corresponding peripheral registers from software. For details on calibration conditions, refer to "Electrical Characteristics" on page 72.

The production signature row also contains an ID that identifies each microcontroller device type and a serial number for each manufactured device. The serial number consists of the production lot number, wafer number, and wafer coordinates for the device. The device ID for the available devices is shown in Table 7-2.

The production signature row cannot be written or erased, but it can be read from application software and external programmers.

Device	Device ID bytes			
	Byte 2	Byte 1	Byte 0	
ATxmega16A4U	41	94	1E	
ATxmega32A4U	41	95	1E	
ATxmega64A4U	46	96	1E	
ATxmega128A4U	46	97	1E	

Table 7-2. Device ID bytes for Atmel AVR XMEGA A4U devices.

7.3.5 User Signature Row

The user signature row is a separate memory section that is fully accessible (read and write) from application software and external programmers. It is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial number, identification numbers, random number seeds, etc. This section is not erased by chip erase commands that erase the flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase operations and on-chip debug sessions.

7.4 Fuses and Lock bits

The fuses are used to configure important system functions, and can only be written from an external programmer. The application software can read the fuses. The fuses are used to configure reset sources such as brownout detector and watchdog, and startup configuration.

The lock bits are used to set protection levels for the different flash sections (that is, if read and/or write access should be blocked). Lock bits can be written by external programmers and application software, but only to stricter protection levels. Chip erase is the only way to erase the lock bits. To ensure that flash contents are protected even during chip erase, the lock bits are erased after the rest of the flash memory has been erased.

An unprogrammed fuse or lock bit will have the value one, while a programmed fuse or lock bit will have the value zero.

Both fuses and lock bits are reprogrammable like the flash program memory.

7.5 Data Memory

The data memory contains the I/O memory, internal SRAM, optionally memory mapped EEPROM, and external memory if available. The data memory is organized as one continuous memory section, see Figure 7-1. To simplify development, I/O Memory, EEPROM and SRAM will always have the same start addresses for all Atmel AVR XMEGA devices.







7.6 EEPROM

All devices have EEPROM for nonvolatile data storage. It is either addressable in a separate data space (default) or memory mapped and accessed in normal data space. The EEPROM supports both byte and page access. Memory mapped EEPROM allows highly efficient EEPROM reading and EEPROM buffer loading. When doing this, EEPROM is accessible using load and store instructions. Memory mapped EEPROM will always start at hexadecimal address 0x1000.

7.7 I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions, which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT instructions can address I/O memory locations in the range of 0x00 to 0x3F directly. In the address range 0x00 - 0x1F, single-cycle instructions for manipulation and checking of individual bits are available.

The I/O memory address for all peripherals and modules in XMEGA A4U is shown in the "Peripheral Module Address Map" on page 61.

7.7.1 General Purpose I/O Registers

The lowest 16 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.



12. System Control and Reset

12.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
 - Power-on reset
 - External reset
 - Watchdog reset
 - Brownout reset
 - PDI reset
 - Software reset
- Asynchronous operation
 - No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code

12.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.

After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.

The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

12.4 Reset Sources

12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the V_{CC} rises and reaches the POR threshold voltage (V_{POT}), and this will start the reset sequence.

The POR is also activated to power down the device properly when the V_{CC} falls and drops below the V_{POT} level.

The V_{POT} level is higher for falling V_{CC} than for rising V_{CC} . Consult the datasheet for POR characteristics data.



15.4 Input sensing

Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in Figure 15-7.

Figure 15-7. Input sensing system overview.



When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.

15.5 Alternate Port Functions

Most port pins have alternate pin functions in addition to being a general purpose I/O pin. When an alternate function is enabled, it might override the normal port pin function or pin value. This happens when other peripherals that require pins are enabled or configured to use pins. If and how a peripheral will override and use pins is described in the section for that peripheral. "Pinout and Pin Functions" on page 55 shows which modules on peripherals that enable alternate functions on a pin, and which alternate functions that are available on a pin.



21. USB – Universal Serial Bus Interface

21.1 Features

- One USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface
- Integrated on-chip USB transceiver, no external components needed
- 16 endpoint addresses with full endpoint flexibility for up to 31 endpoints
 - One input endpoint per endpoint address
 - One output endpoint per endpoint address
- Endpoint address transfer type selectable to
 - Control transfers
 - Interrupt transfers
 - Bulk transfers
 - Isochronous transfers
- Configurable data payload size per endpoint, up to 1023 bytes
- Endpoint configuration and data buffers located in internal SRAM
 - Configurable location for endpoint configuration data
 - Configurable location for each endpoint's data buffer
- Built-in direct memory access (DMA) to internal SRAM for:
 - Endpoint configurations
 - Reading and writing endpoint data
- Ping-pong operation for higher throughput and double buffered operation
 - Input and output endpoint data buffers used in a single direction
 - CPU/DMA controller can update data buffer during transfer
- Multipacket transfer for reduced interrupt load and software intervention
 - Data payload exceeding maximum packet size is transferred in one continuous transfer
 - No interrupts or software interaction on packet transaction level
- Transaction complete FIFO for workflow management when using multiple endpoints
 - Tracks all completed transactions in a first-come, first-served work queue
- Clock selection independent of system clock source and selection
- Minimum 1.5MHz CPU clock required for low speed USB operation
- Minimum 12MHz CPU clock required for full speed operation
- Connection to event system
- On chip debug possibilities during USB transactions

21.2 Overview

The USB module is a USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface.

The USB supports 16 endpoint addresses. All endpoint addresses have one input and one output endpoint, for a total of 31 configurable endpoints and one control endpoint. Each endpoint address is fully configurable and can be configured for any of the four transfer types; control, interrupt, bulk, or isochronous. The data payload size is also selectable, and it supports data payloads up to 1023 bytes.

No dedicated memory is allocated for or included in the USB module. Internal SRAM is used to keep the configuration for each endpoint address and the data buffer for each endpoint. The memory locations used for endpoint configurations and data buffers are fully configurable. The amount of memory allocated is fully dynamic, according to the number of endpoints in use and the configuration of these. The USB module has built-in direct memory access (DMA), and will read/write data from/to the SRAM when a USB transaction takes place.

To maximize throughput, an endpoint address can be configured for ping-pong operation. When done, the input and output endpoints are both used in the same direction. The CPU or DMA controller can then read/write one data buffer while the USB module writes/reads the others, and vice versa. This gives double buffered communication.



36.3.5 I/O Pin Characteristics

The I/O pins comply with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 36-71. I/O pin characteristics.

Symbol	Parameter	Con	Min.	Тур.	Max.	Units	
I _{OH} ⁽¹⁾ / I _{OL} ⁽²⁾	I/O pin source/sink current			-20		20	mA
		V _{CC} = 2.7- 3.6V		2.0		V _{CC} +0.3	
V _{IH}	High level input voltage	V _{CC} = 2.0 - 2.7V		0.7*V _{CC}		V _{CC} +0.3	V
		V _{CC} = 1.6 - 2.0V		0.8*V _{CC}		V _{CC} +0.3	
		V _{CC} = 2.7- 3.6V		-0.3		0.8	
V _{IL}	Low level input voltage	V _{CC} = 2.0 - 2.7V		-0.3		0.3*V _{CC}	V
		V _{CC} = 1.6 - 2.0V		-0.3		0.2*V _{CC}	
		V _{CC} = 3.0 - 3.6V	I _{OH} = -2mA	2.4	0.94*V _{CC}		
			I _{OH} = -1mA	2.0	0.96*V _{CC}		_
V _{OH}	High level output voltage	$V_{\rm CC} = 2.3 - 2.7V$	I _{OH} = -2mA	1.7	0.92*V _{CC}		
		V _{CC} = 3.3V	I _{OH} = -8mA	2.6	2.9		V
		V _{CC} = 3.0V	I _{OH} = -6mA	2.1	2.6		
		V _{CC} = 1.8V	I _{OH} = -2mA	1.4	1.6		_
		V _{CC} = 3.0 - 3.6V	I _{OL} = 2mA		0.02*V _{CC}	0.4	
	Low level output voltage	V _{CC} = 2.3 - 2.7V	I _{OL} = 1mA		0.01*V _{CC}	0.4	
N			I _{OL} = 2mA		0.02*V _{CC}	0.7	V
V _{OL}		V _{CC} = 3.3V	I _{OL} = 15mA		0.4	0.76	V
		V _{CC} = 3.0V	I _{OL} = 10mA		0.3	0.64	
		V _{CC} = 1.8V	I _{OL} = 5mA		0.2	0.46	
		T = 25°C	1		<0.01	0.1	
I _{IN}	Input leakage current	XOSC and TOSC pins			<0.02	1.1	μA
R _P	Pull/buss keeper resistor				24		kΩ
+	Diag time	Noload			4.0		
۲,		INU IUdu	slew rate limitation		7.0		115

The sum of all I_{OH} for PORTA and PORTB must not exceed 100mA. Notes: 1.

The sum of all I_{OH} for PORTC must not exceed 200mA. The sum of all I_{OH} for PORTD and pins PE[0-1] on PORTE must not exceed 200mA. The sum of all I_{OH} for PE[2-3] on PORTE, PORTR and PDI must not exceed 100mA.

2. The sum of all I_{OL} for PORTA and PORTB must not exceed 100mA.

The sum of all I_{OL} for PORTC must not exceed 200mA.

The sum of all $\rm I_{OL}$ for PORTD and pins PE[0-1] on PORTE must not exceed 200mA.

The sum of all I_{OL} for PE[2-3] on PORTE, PORTR and PDI must not exceed 100mA.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			FRQRANGE=0		<6		
Long term jitter	XUSCPWR=0	FRQRANGE=1, 2, or 3		<0.5		ns	
		XOSCPWR=1			<0.5		-
			FRQRANGE=0		<0.1		%
	F	XOSCPWR=0	FRQRANGE=1		<0.05		
	Frequency error		FRQRANGE=2 or 3		<0.005		
		XOSCPWR=1			<0.005		-
			FRQRANGE=0		40		
	Dutu susla	XOSCPWR=0	FRQRANGE=1		42		0/
	Duty cycle		FRQRANGE=2 or 3		45		%
		XOSCPWR=1			48		-
			0.4MHz resonator, CL=100pF	2.4k			
		FRQRANGE=0	1MHz crystal, CL=20pF	8.7k			-
	Negative impedance ⁽¹⁾		2MHz crystal, CL=20pF	2.1k			
		XOSCPWR=0, FRQRANGE=1, CL=20pF	2MHz crystal	4.2k			
			8MHz crystal	250			
			9MHz crystal	195			
		XOSCPWR=0, FRQRANGE=2, CL=20pF	8MHz crystal	360			
			9MHz crystal	285			
			12MHz crystal	155			
		XOSCPWR=0, FRQRANGE=3, CL=20pF	9MHz crystal	365			-
Ra			12MHz crystal	200			Ω
	i logati o impodance		16MHz crystal	105			
		XOSCPWR=1, FRQRANGE=0,	9MHz crystal	435			-
			12MHz crystal	235			
		CL=20pF	16MHz crystal	125			-
		XOSCPWR=1	9MHz crystal	495			
		FRQRANGE=1,	12MHz crystal	270			
		CL=20pF	16MHz crystal	145			
		XOSCPWR=1,	12MHz crystal	305			-
		CL=20pF	16MHz crystal	160			
		XOSCPWR=1,	12MHz crystal	380			-
		FRQRANGE=3, CL=20pF	16MHz crystal	205			-

36.3.15 SPI Characteristics



Figure 36-19.SPI timing requirements in master mode.







Table 36-101.Current consumption for modules and peripherals.

Symbol	Parameter	Condition ⁽¹⁾			Тур.	Max.	Units
	ULP oscillator						μA
	32.768kHz int. oscillator				29		μA
	2MHz int assillator				85		μA
		DFLL enabled with	DFLL enabled with 32.768kHz int. osc. as reference				
	22MHz int. oppillator				270		
		DFLL enabled with	32.768kHz int. osc. as reference		440		μΑ
	PLL	20x multiplication factor, 32MHz int. osc. DIV4 as reference			320		μA
	Watchdog timer				1.0		μA
	POD	Continuous mode			138		
	вор	Sampled mode, includes ULP oscillator			1.2		μΑ
	Internal 1.0V reference				260		μA
I _{CC}	Temperature sensor				250		μA
	ADC	250ksps V _{REF} = Ext ref			3.0		mA
			CURRLIMIT = LOW		2.6		
			CURRLIMIT = MEDIUM		2.1		
			CURRLIMIT = HIGH		1.6		
		250ksps	Normal mode		1.9		
	DAC	No load	Low power mode		1.1		mA
	10	High speed mode			330		
	AC	AC Low power mode			130		μΑ
	DMA	615kbps between	615kbps between I/O registers and SRAM				μA
	Timer/counter			16		μA	
	USART	Rx and Tx enabled, 9600 BAUD			2.5		μA
	Flash memory and EEPROM programming				4.0	8.0	mA

Note:

All parameters measured as the difference in current consumption between module enabled and disabled. All data at V_{CC} = 3.0V, Clk_{SYS} = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.









37.2.1.5 Standby mode supply current



Figure 37-103. Standby supply current vs. V_{CC} . Standby, $f_{SYS} = 1MHz$.







37.2.2 I/O Pin Characteristics

37.2.2.1 Pull-up











Figure 37-109. I/O pin output voltage vs. source current.



Figure 37-110. I/O pin output voltage vs. source current.



Figure 37-166. 48MHz internal oscillator CALA calibration step size. V_{CC} = 3.0V.



37.2.11 Two-Wire Interface characteristics









Figure 37-171. Active mode supply current vs. V_{CC} . f_{SYS} = 32.768kHz internal oscillator.





37.3.6 Internal 1.0V reference Characteristics





37.3.7 BOD Characteristics



Figure 37-228. BOD thresholds vs. temperature. BOD level = 1.6V.









37.4.6 Internal 1.0V reference Characteristics





37.4.7 BOD Characteristics







Figure 37-319. Reset pin input threshold voltage vs. V_{CC} V_{IL} - Reset pin read as "0"

37.4.9 Power-on Reset Characteristics



