



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, Ethernet, I ² C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	51
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f107rct7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Intro	oduction	
2	Dese	cription	
	2.1	Device	overview
	2.2	Full co	mpatibility throughout the family
	2.3	Overvi	ew
		2.3.1	ARM Cortex-M3 core with embedded Flash and SRAM14
		2.3.2	Embedded Flash memory14
		2.3.3	CRC (cyclic redundancy check) calculation unit
		2.3.4	Embedded SRAM
		2.3.5	Nested vectored interrupt controller (NVIC)
		2.3.6	External interrupt/event controller (EXTI)
		2.3.7	Clocks and startup
		2.3.8	Boot modes
		2.3.9	Power supply schemes
		2.3.10	Power supply supervisor16
		2.3.11	Voltage regulator
		2.3.12	Low-power modes
		2.3.13	DMA
		2.3.14	RTC (real-time clock) and backup registers
		2.3.15	Timers and watchdogs
		2.3.16	I ² C bus
		2.3.17	Universal synchronous/asynchronous receiver transmitters (USARTs) . 19
		2.3.18	Serial peripheral interface (SPI)
		2.3.19	Inter-integrated sound (I ² S)
		2.3.20	Ethernet MAC interface with dedicated DMA and IEEE 1588 support . 20
		2.3.21	Controller area network (CAN)
		2.3.22	Universal serial bus on-the-go full-speed (USB OTG FS)
		2.3.23	GPIOs (general-purpose inputs/outputs)
		2.3.24	Remap capability
		2.3.25	ADCs (analog-to-digital converters)
		2.3.26	DAC (digital-to-analog converter)
		2.3.27	Temperature sensor
		2.3.28	Serial wire JTAG debug port (SWJ-DP)



6	Packa	age inf	ge information			
	6.1	LFBGA	100 package information	82		
	6.2	LQFP	00 package information	85		
	6.3	LQFP	34 package information	88		
	6.4	Therm	al characteristics	91		
		6.4.1	Reference document	. 91		
		6.4.2	Selecting the product temperature range	. 92		
7	Part r	numbe	ring	94		
Appendi	x A A	pplicat	ion block diagrams	95		
	A.1	USB C	TG FS interface solutions	95		
	A.2	Ethern	et interface solutions	97		
	A.3	Compl	ete audio player solutions	99		
	A.4	USB C	TG FS interface + Ethernet/I ² S interface solutions	100		
8	Revis	ion his	story	103		



2.3.1 ARM Cortex-M3 core with embedded Flash and SRAM

The ARM Cortex-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

With its embedded ARM core, STM32F105xx and STM32F107xx connectivity line family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

64 to 256 Kbytes of embedded Flash is available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

64 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F105xx and STM32F107xx connectivity line embeds a nested vectored interrupt controller able to handle up to 67 maskable interrupt channels (not including the 16 interrupt lines of Cortex-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving* higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.



Eight DAC trigger inputs are used in the STM32F105xx and STM32F107xx connectivity line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

2.3.27 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.3.28 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

2.3.29 Embedded Trace Macrocell™

The ARM[®] Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.





Figure 4. STM32F105xx and STM32F107xx connectivity line LQFP64 pinout



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 2 V $\leq V_{DD} \leq 3.6$ V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 7*.





Symbol	Parameter	Conditions	£	Max	Unit	
Symbol	Falameter	Conditions	HCLK	T _A = 85 °C	T _A = 105 °C	Unit
			72 MHz	48.4	49	
			48 MHz	33.9	34.4	
		External clock ⁽²⁾ , all	36 MHz	26.7	27.2	
	Supply current in Sleep mode	peripherals enabled	24 MHz	19.3	19.8	mA
			16 MHz	14.2	14.8	
			8 MHz	8.7	9.1	
'DD			72 MHz	10.1	10.6	
			48 MHz	8.3	8.75	
		External clock ⁽²⁾ , all	36 MHz	7.5	8	
		peripherals disabled	24 MHz	6.6	7.1	
			16 MHz	6	6.5	
			8 MHz	2.5	3	

Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM

1. Based on characterization, tested in production at V_{DD} max and f_{HCLK} max with peripherals enabled.

2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

			Typ ⁽¹⁾			Max		
Symbol	Parameter	Conditions	V _{DD} /V _{BAT} = 2.0 V	V _{DD} /V _{BAT} = 2.4 V	V _{DD} /V _{BAT} = 3.3 V	T _A = 85 °C	T _A = 105 °C	Unit
Supply current in Stop mode	Regulator in Run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	32	33	600	1300		
	Regulator in Low Power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	25	26	590	1280		
		Low-speed internal RC oscillator and independent watchdog ON	-	3	3.8	_	-	μA
	Supply current in Standby	Low-speed internal RC oscillator ON, independent watchdog OFF	-	2.8	3.6	-	-	
	Low-speed internal RC oscillator and independent watchdog OFF, low- speed oscillator and RTC OFF	-	1.9	2.1	5 ⁽²⁾	6.5 ⁽²⁾		
I _{DD_VBAT}	Backup domain supply current	Low-speed oscillator and RTC ON	1.1	1.2	1.4	2.1 ⁽²⁾	2.3 ⁽²⁾	

Table 16. Typical and maximum current consumptions in Stop and Standby modes

1. Typical values are measured at $T_A = 25$ °C.

2. Based on characterization, not tested in production.





Figure 12. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at different V_{DD} values





Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).
- Ambient temperature and V_{DD} supply voltage conditions summarized in Table 9.
- Prefetch is ON (Reminder: this bit must be set before clock setting and bus prescaling)

When the peripherals are enabled $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$, $f_{ADCCLK} = f_{PCLK2}/4$



For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.





1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R _F	Feedback resistor	-	-	5	-	MΩ
C ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 kΩ	-	-	15	pF
l ₂	LSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS}	-	-	1.4	μA
9 _m	Oscillator Transconductance	-	5	-	-	μA/V

Table 23. LS	SE oscillator	characteristics	(f _{LSE} = 32.	.768 kHz) ⁽¹⁾
--------------	---------------	-----------------	-------------------------	--------------------------



Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _{SU(LSE)}			T _A = 50 °C	-	1.5	-	
		V _{DD} is stabilized	T _A = 25 °C	-	2.5	-	S
	Startup time		T _A = 10 °C	-	4	-	
			T _A = 0 °C	-	6	-	
			T _A = -10 °C	-	10	-	
			T _A = -20 °C	-	17	-	
			T _A = -30 °C	-	32	-	
			T _A = -40 °C	-	60	-	

Table 23. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾ (continued)

1. Based on characterization, not tested in production.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details

- 4. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer
- Note: For C_{L1} and C_{L2} it is recommended to use high-quality external ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 17). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.
- **Caution:** To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6 \text{ pF}$, and $C_{stray} = 2 \text{ pF}$, then $C_{L1} = C_{L2} = 8 \text{ pF}$.



Figure 17. Typical application with a 32.768 kHz crystal



All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in Table 9.

Table 26. Lo	w-power mode	wakeup	timings
--------------	--------------	--------	---------

Symbol	Parameter		Unit
t _{WUSLEEP} (1)	Wakeup from Sleep mode	1.8	μs
twustop ⁽¹⁾	Wakeup from Stop mode (regulator in run mode)	3.6	110
	Wakeup from Stop mode (regulator in low power mode)	5.4	μο
t _{WUSTDBY} ⁽¹⁾	Wakeup from Standby mode	50	μs

1. The wakeup times are measured from the wakeup event to the point in which the user application code reads the first instruction.

5.3.8 PLL, PLL2 and PLL3 characteristics

The parameters given in Table 27 and Table 28 are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in Table 9.

Symbol	Parameter	Min ⁽¹⁾	Max ⁽¹⁾	Unit
f	PLL input clock ⁽²⁾	3	12	MHz
^I PLL_IN	Pulse width at high level	30	-	ns
f _{PLL_OUT}	PLL multiplier output clock	18	72	MHz
f _{VCO_OUT}	PLL VCO output	36	144	MHz
t _{LOCK}	PLL lock time	-	350	μs
Jitter	Cycle-to-cycle jitter	-	300	ps

Table 27. PLL characteristics

1. Based on characterization, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_PLL_OUT. 2.

Table 28. PLL2 and PL	L3 characteristics

Symbol	Parameter	Min ⁽¹⁾	Max ⁽¹⁾	Unit
f	PLL input clock ⁽²⁾	3	5	MHz
'PLL_IN	Pulse width at high level	30	-	ns
f _{PLL_OUT}	PLL multiplier output clock	40	74	MHz
f _{VCO_OUT}	PLL VCO output	80	148	MHz
t _{LOCK}	PLL lock time	-	350	μs
Jitter	Cycle-to-cycle jitter	-	400	ps

1. Based on characterization, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\text{PLL_OUT}}$. 2



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 22* and *Table 38*, respectively.

Unless otherwise specified, the parameters given in *Table 38* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

MODEx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions		Max	Unit
10	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_{L} = 50 pF, V_{DD} = 2 V to 3.6 V	-	2	MHz
	t _{f(IO)out}	Output high to low level fall time	-C _L = 50 pF, V _{DD} = 2 V to 3.6 V –		125 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time			125 ⁽³⁾	
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_{L} = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	10	MHz
01	t _{f(IO)out}	Output high to low level fall time	— C _L = 50 pF, V _{DD} = 2 V to 3.6 V		25 ⁽³⁾	20
	t _{r(IO)out}	Output low to high level rise time			25 ⁽³⁾	115
	F _{max(IO)out}		C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	50	MHz
		Maximum frequency ⁽²⁾	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	30	MHz
			C_{L} = 50 pF, V_{DD} = 2 V to 2.7 V	-	20	MHz
	t _{f(IO)out}	Output high to low	C_L = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	5 ⁽³⁾	
11			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ $C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		8 ⁽³⁾	
					12 ⁽³⁾	
			C_L = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	5 ⁽³⁾	113
	t _{r(IO)out}	Output low to high ^{IO)out} level rise time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	I	8 ⁽³⁾	
			C_{L} = 50 pF, V_{DD} = 2 V to 2.7 V	I	12 ⁽³⁾	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10	-	ns

Table 38. I/O AC characteristics⁽¹⁾

1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.

2. The maximum frequency is defined in *Figure 22*.

3. Guaranteed by design, not tested in production.





Figure 24. I²C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}.$

£ ((1)-)	I2C_CCR value
T _{SCL} (KHZ)	R _P = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

Table 42. SCL frequency $(f_{PCLK1} = 36 \text{ MHz.}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$

1. R_P = External pull-up resistance, f_{SCL} = I^2C speed,

 For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external components used to design the application.





Figure 27. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}.$



Table 50 gives the list of Ethernet MAC signals for the RMII and *Figure 32* shows the corresponding timing diagram.





Table 50.	Dynamic	characteristics:	Ethernet	MAC	signals	for	RMII
-----------	---------	------------------	----------	-----	---------	-----	------

Symbol	Rating	Min	Тур	Max	Unit
t _{su(RXD)}	Receive data setup time	4	-	-	ns
t _{ih(RXD)}	Receive data hold time	2	-	-	ns
t _{su(DV)}	Carrier sense set-up time	4	-	-	ns
t _{ih(DV)}	Carrier sense hold time	2	-	-	ns
t _{d(TXEN)}	Transmit enable valid delay time	8	10	16	ns
t _{d(TXD)}	Transmit data valid delay time	7	10	16	ns

Table 51 gives the list of Ethernet MAC signals for MII and *Figure 32* shows the corresponding timing diagram.



Figure 33. Ethernet MII timing diagram



Figure 34. ADC accuracy characteristics





- Refer to Table 52 for the values of $\mathsf{R}_{AIN},\,\mathsf{R}_{ADC}\,\text{and}\,\mathsf{C}_{ADC}.$ 1.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.



5.3.18 DAC electrical specifications

Symbol	Parameter	Min	Тур	Мах	Unit	Comments
V _{DDA}	Analog supply voltage	2.4	-	3.6	V	-
V _{REF+}	Reference supply voltage	2.4	-	3.6	V	V_{REF+} must always be below V_{DDA}
V _{SSA}	Ground	0	-	0	V	-
R _{LOAD} ⁽¹⁾	Resistive load with buffer ON	5	-	-	kΩ	-
R ₀ ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 $M\Omega$
C _{LOAD} ⁽¹⁾	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer ON	0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} – 0.2	V	3.6 V and (0x155) to (0xEAB) at $V_{REF+} = 2.4 V$
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-	-	V _{REF+} – 1LSB	V	excursion of the DAC.
I _{DDVREF+}	DAC DC current consumption in quiescent mode (Standby mode)	-	-	220	μA	With no load, worst code $(0xF1C)$ at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
	DAC DC current	-	-	380	μA	With no load, middle code (0x800) on the inputs
I _{DDA}	consumption in quiescent mode (Standby mode)	-	-	480	μΑ	With no load, worst code (0xF1C) at V_{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽²⁾	Differential non linearity	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity (difference between	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL ⁽²⁾	and the value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.

Table 56. DAC characteristics



6.2 LQFP100 package information

Figure 43. LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline



1. Drawing is not to scale. Dimension are in millimeter.

Table	59. LQPF100 - 100-pin, 14 x 14 mm l mechanical dat	ow-profile quad flat package ta
		(1)

Symbol		millimeters			inches ⁽¹⁾	
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591



6.4.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 62: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F103xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82$ °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL}= 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL}= 1.3 V

P_{INTmax} = 50 mA × 3.5 V= 175 mW

P_{IOmax} = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

P_{Dmax} = 175 + 272 = 447 mW

Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 61* T_{Jmax} is calculated as follows:

- For LQFP100, 46 °C/W

T_{Jmax} = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.6 °C = 102.6 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105 \text{ °C}$).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 62: Ordering information scheme*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 115 \text{ °C}$ (measured according to JESD51-2), $I_{DDmax} = 20 \text{ mA}$, $V_{DD} = 3.5 \text{ V}$, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8 \text{ mA}$, $V_{OL} = 0.4 \text{ V}$ $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$: $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ S: $P_{Dmax} = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

DocID15274 Rev 10





Figure 55. RMII with a 25 MHz crystal and PHY with PLL

1. HCLK must be greater than 25 MHz.



Figure 56. RMII with a 25 MHz crystal

1. The NS DP83848 is recommended as the input jitter requirement of this PHY. It is compliant with the output jitter specification of the MCU.

