

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TFBGA
Supplier Device Package	64-TFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103r8h6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Introc	luction	
2	Desci	ription .	
	2.1	Device	overview
	2.2	Full com	npatibility throughout the family
	2.3	Overvie	w
		2.3.1	ARM [®] Cortex [®] -M3 core with embedded Flash and SRAM
		2.3.2	Embedded Flash memory14
		2.3.3	CRC (cyclic redundancy check) calculation unit
		2.3.4	Embedded SRAM
		2.3.5	Nested vectored interrupt controller (NVIC)
		2.3.6	External interrupt/event controller (EXTI)
		2.3.7	Clocks and startup
		2.3.8	Boot modes
		2.3.9	Power supply schemes
		2.3.10	Power supply supervisor
		2.3.11	Voltage regulator
		2.3.12	Low-power modes
		2.3.13	DMA
		2.3.14	RTC (real-time clock) and backup registers
		2.3.15	Timers and watchdogs 17
		2.3.16	I ² C bus
		2.3.17	Universal synchronous/asynchronous receiver transmitter (USART) 19
		2.3.18	Serial peripheral interface (SPI) 19
		2.3.19	Controller area network (CAN) 19
		2.3.20	Universal serial bus (USB) 19
		2.3.21	GPIOs (general-purpose inputs/outputs)
		2.3.22	ADC (analog-to-digital converter)
		2.3.23	Temperature sensor
		2.3.24	Serial wire JTAG debug port (SWJ-DP)
3	Pinou	its and	pin description
4	Memo	ory map	ping

DocID13587 Rev 17



7

8

6.4	LQFP1	00 14 x 14 mm, 100-pin low-profile quad flat package information 90
6.5	UFBG	A100 7x 7 mm, ultra fine pitch ball grid array package information 93
6.6	LQFP6	64 10 x 10 mm, 64-pin low-profile quad flat package information 96
6.7	TFBG	A64 5 x 5 mm, thin profile fine pitch package information
6.8	LQFP4	8 7 x 7 mm, 48-pin low-profile quad flat package information 102
6.9	Therm	al characteristics
	6.9.1	Reference document
	6.9.2	Selecting the product temperature range



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F103x8 and STM32F103xB medium-density performance line microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family, please refer to *Section 2.2: Full compatibility throughout the family*.

The medium-density STM32F103xx datasheet should be read in conjunction with the low-, medium- and high-density STM32F10xxx reference manual. The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex[®]-M3 core please refer to the Cortex[®]-M3 Technical Reference Manual, available from the www.arm.com website.

2 Description

The STM32F103xx medium-density performance line family incorporates the highperformance ARM[®] Cortex[®]-M3 32-bit RISC core operating at a 72 MHz frequency, highspeed embedded memories (Flash memory up to 128 Kbytes and SRAM up to 20 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, three general purpose 16-bit timers plus one PWM timer, as well as standard and advanced communication interfaces: up to two I²Cs and SPIs, three USARTs, an USB and a CAN.

The devices operate from a 2.0 to 3.6 V power supply. They are available in both the –40 to +85 °C temperature range and the –40 to +105 °C extended temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F103xx medium-density performance line family includes devices in six different package types: from 36 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F103xx medium-density performance line microcontroller family suitable for a wide range of applications such as motor drives, application control, medical and handheld equipment, PC and gaming peripherals, GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.






Figure 4. STM32F103xx performance line LQFP100 pinout







Figure 8. STM32F103xx performance line LQFP48 pinout







			Pins							-	Alternate fui	nctions ⁽⁴⁾
LFBGA100	UFBG100	LQFP48/UFQFPN48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
A3	B2	-	-	-	1	-	PE2	I/O	FT	PE2	TRACECK	-
B3	A1	-	-	-	2	-	PE3	I/O	FT	PE3	TRACED0	-
C3	B1	-	-	-	3	-	PE4	I/O	FT	PE4	TRACED1	-
D3	C2	-	-	-	4	-	PE5	I/O	FT	PE5	TRACED2	-
E3	D2	-	-	-	5	-	PE6	I/O	FT	PE6	TRACED3	-
B2	E2	1	B2	1	6	-	V _{BAT}	S	-	V_{BAT}	-	-
A2	C1	2	A2	2	7	-	PC13-TAMPER- RTC ⁽⁵⁾	I/O	-	PC13 ⁽⁶⁾	TAMPER-RTC	-
A1	D1	3	A1	3	8	-	PC14-OSC32_IN ⁽⁵⁾	I/O	-	PC14 ⁽⁶⁾	OSC32_IN	-
B1	E1	4	B1	4	9	-	PC15- OSC32_OUT ⁽⁵⁾	I/O	-	PC15 ⁽⁶⁾	OSC32_OUT	-
C2	F2	-	-	-	10	-	V _{SS_5}	S	-	V _{SS_5}	-	-
D2	G2	-	-	-	11	-	V _{DD_5}	S	-	V _{DD_5}	-	
C1	F1	5	C1	5	12	2	OSC_IN	I	-	OSC_IN	-	PD0 ⁽⁷⁾
D1	G1	6	D1	6	13	3	OSC_OUT	0	-	OSC_OUT		PD1 ⁽⁷⁾
E1	H2	7	E1	7	14	4	NRST	I/O	-	NRST	_	-
F1	H1	-	E3	8	15	-	PC0	I/O	-	PC0	ADC12_IN10	-
F2	J2	-	E2	9	16	-	PC1	I/O	-	PC1	ADC12_IN11	-
E2	J3	-	F2	10	17	-	PC2	I/O	-	PC2	ADC12_IN12	-
F3	K2	-	_(8)	11	18	-	PC3	I/O	-	PC3	ADC12_IN13	-
G1	J1	8	F1	12	19	5	V _{SSA}	S	-	V _{SSA}	-	-
H1	K1	-	-	-	20	-	V _{REF-}	S	-	V _{REF-}	-	-
J1	L1	-	G1 ⁽⁸⁾	-	21	-	V _{REF+}	S	-	V _{REF+}	-	-
K1	M1	9	H1	13	22	6	V _{DDA}	S	-	V _{DDA}	-	-

Table 5. Medium-density STM32F103xx pin definitions



Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
Т _Ј	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Symbol	Parameter	-	Conditions	Min	Мах	Unit	
Symbol		,	Conditions		WIGA	Onit	
f _{HCLK}	Internal AHB clock frequency		-	0	72		
f _{PCLK1}	Internal APB1 clock frequency		-	0	36	MHz	
f _{PCLK2}	Internal APB2 clock frequency		-	0	72		
V_{DD}	Standard operating voltage		-	2	3.6		
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC not used)	Must be	the same potential	2	3.6	v	
V DDA	Analog operating voltage (ADC used)	as V _{DD} ⁽²⁾		2.4	3.6	v	
V_{BAT}	Backup operating voltage		-	1.8	3.6		
	I/O input voltage	Standard IO		-0.3	V _{DD} + 0.3		
V _{IN}		FT IO ⁽³⁾	$2 \text{ V} < \text{V}_{\text{DD}} \le 3.6 \text{ V}$	-0.3	5.5	V	
		FTIO: 7		-0.3	5.2		
		BOOT0	·	0	5.5		
		LFBGA100		-	454		
		LQFP100		-	434		
		UFBGA1	00	-	339	mW	
Р	Power dissipation at $T_A =$	TFBGA6	4	-	308		
P _D	85 °C for suffix 6 or $T_A =$ 105 °C for suffix 7 ⁽⁴⁾	LQFP64		-	444		
		LQFP48		-	363		
		UFQFPN	148	-	624		
		VFQFPN	36	-	1000		

Table 9. General operating conditions



Symbol	Parameter	Conditions	£	Max	Unit		
Symbol	Parameter		f _{HCLK}	T _A = 85 °C	T _A = 105 °C	Unit	
			72 MHz	30	32		
			48 MHz	20	20.5		
		External clock ⁽²⁾ , all	36 MHz	15.5	16		
	Supply current in Sleep mode	peripherals enabled	24 MHz	11.5	12	mA	
			16 MHz	8.5	9		
			8 MHz	5.5	6		
I _{DD}		External clock ⁽²⁾ , all	72 MHz	7.5	8	ШA	
			48 MHz	6	6.5		
			36 MHz	5	5.5		
		peripherals disabled	24 MHz	4.5	5		
			16 MHz	4	4.5	l	
			8 MHz	3	4		

Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM


1. Based on characterization, tested in production at $V_{\text{DD}\ \text{max}},\,f_{\text{HCLK}}$ max with peripherals enabled.


2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.





For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 24*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.





1. R_{FXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	-	Min	Тур	Max	Unit
R _F	Feedback resistor	-	-	-	5	-	MΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S)	R _S = 30 KΩ	-	-	-	15	pF
I ₂	LSE driving current	V_{DD} = 3.3 V V_{IN} = V_{SS}	-	-	-	1.4	μA
9 _m	Oscillator transconductance	_	_	5	-	-	μA/V



Symbol	Parameter	Conditions	-	Min	Тур	Max	Unit
(3)			T _A = 50 °C	-	1.5	-	
			T _A = 25 °C	-	2.5	-	
	Startup time	V _{DD} is stabilized	T _A = 10 °C	-	4	-	- S
			T _A = 0 °C	-	6	-	
t _{SU(LSE)} ⁽³⁾			T _A = -10 °C	-	10	-	
			T _A = -20 °C	-	17	-	
			T _A = -30 °C	-	32	-	
			T _A = -40 °C	-	60	-	

Table 23. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)^{(1) (2)} (continued)

1. Guaranteed based on test during characterization.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For C_{L1} and C_{L2} it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} .

is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution: To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6 \text{ pF}$, and $C_{stray} = 2 \text{ pF}$, then $C_{L1} = C_{L2} = 8 \text{ pF}$.




Figure 25. Typical application with a 32.768 kHz crystal

5.3.7 Internal clock source characteristics

The parameters given in *Table 24* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.



DocID13587 Rev 17

Output driving current

The GPIOs (general-purpose inputs/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}) except PC13, PC14 and PC15 which can sink or source up to +/-3mA. When using the GPIOs PC13 to PC15 in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 7*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 7*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 36* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter Conditions		Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port ⁽²⁾ , I _{IO} = +8 mA	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	$1_{O} - 40 \text{ mA}$ 2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port ⁽²⁾ I _{IO} =+ 8mA	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	$2.7 V < V_{DD} < 3.6 V$	2.4	-	V
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	l _{IO} = +20 mA	-	1.3	v
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +6 mA	-	0.4	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V _{DD} < 2.7 V	V _{DD} -0.4	-	

Table 36. Output voltage characteristics


 The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in Table 7 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 7 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

4. Guaranteed based on test during characterization.







5.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 35*).

Unless otherwise specified, the parameters given in *Table 38* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-0.5	-	0.8	V	
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	2	-	V _{DD} +0.5		
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV	
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ	
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100	ns	
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	-	300	-	-	ns	

Table 38. NRST pin characteristics

1. Guaranteed by design.

 The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).






Figure 31. Recommended NRST pin protection

2. The reset network protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 38*. Otherwise the reset will not be taken into account by the device.

5.3.15 TIM timer characteristics

The parameters given in Table 39 are guaranteed by design.

Refer to Section 5.3.12: I/O current injection characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit
t ann	Timer resolution time	-	1	-	t _{TIMxCLK}
t _{res(TIM)}		f _{TIMxCLK} = 72 MHz	13.9	-	ns
f _{EXT}	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
'EXT	frequency on CH1 to CH4	f _{TIMxCLK} = 72 MHz	0	36	MHz
Res _{TIM}	Timer resolution	-	-	16	bit
+	16-bit counter clock period when internal clock is selected	-	1	65536	t _{TIMxCLK}
^t COUNTER		f _{TIMxCLK} = 72 MHz	0.0139	910	μs
tury count	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
^t MAX_COUNT		f _{TIMxCLK} = 72 MHz	-	59.6	s

Table 39. TIMx⁽¹⁾ characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.



0	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Max	
А	0.800	0.900	1.000	0.0315	0.0354	0.0394	
A1	-	0.020	0.050	-	0.0008	0.0020	
A2	-	0.650	1.000	-	0.0256	0.0394	
A3	-	0.250	-	-	0.0098	-	
b	0.180	0.230	0.300	0.0071	0.0091	0.0118	
D	5.875	6.000	6.125	0.2313	0.2362	0.2411	
D2	1.750	3.700	4.250	0.0689	0.1457	0.1673	
Е	5.875	6.000	6.125	0.2313	0.2362	0.2411	
E2	1.750	3.700	4.250	0.0689	0.1457	0.1673	
е	0.450	0.500	0.550	0.0177	0.0197	0.0217	
L	0.350	0.550	0.750	0.0138	0.0217	0.0295	
К	0.250	-	-	0.0098	-	-	
ddd	-	-	0.080	-	-	0.0031	

Table 51. VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quadflat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.








Figure 42. VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quad flat package recommended footprint



Marking of engineering samples

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Table 56. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid arraypackage mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Мах
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-		0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 54. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint





Table 57. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values		
Pitch	0.5		
Dpad	0.280 mm		
Dsm	0.370 mm typ. (depends on the soldermask reg- istration tolerance)		
Stencil opening	0.280 mm		
Stencil thickness	Between 0.100 mm and 0.125 mm		



Marking of engineering samples

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



6.9.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 63: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F103xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL}= 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL}= 1.3 V

P_{INTmax} = 50 mA × 3.5 V= 175 mW

P_{IOmax} = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

P_{Dmax} = 175 + 272 = 447 mW

Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 62* T_{Jmax} is calculated as follows:

- For LQFP100, 46 °C/W

T_{Jmax} = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.6 °C = 102.6 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105 \text{ °C}$).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 63: Ordering information scheme*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 115 \text{ °C}$ (measured according to JESD51-2), $I_{DDmax} = 20 \text{ mA}$, $V_{DD} = 3.5 \text{ V}$, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8 \text{ mA}$, $V_{OL} = 0.4 \text{ V}$ $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$: $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ Thus: $P_{Dmax} = 134 \text{ mW}$

DocID13587 Rev 17



7 Ordering information scheme

Table 63. Ordering information scheme

Example:	STM32	F 103 C	8 T 7 xxx
Device family			
STM32 = ARM-based 32-bit microcontroller]		
Product type			
F = general-purpose			
Device subfamily			
103 = performance line			
Pin count			
T = 36 pins			
C = 48 pins			
R = 64 pins			
V = 100 pins			
Flash memory size			
8 = 64 Kbytes of Flash memory			
B = 128 Kbytes of Flash memory			
Package			
H = BGA			
I = UFBGA			
T = LQFP			
U = VFQFPN or UFQFPN			
Temperature range			
6 = Industrial temperature range, -40 to 85 °C.			
7 = Industrial temperature range, -40 to 105 °C.			
Options			

xxx = programmed parts TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

