

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	30
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	32-SDIP (0.400", 10.16mm)
Supplier Device Package	32-SDIP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08sv16cbm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCL	J Block Diagram
2	Syst	em Clock Distribution
3	Pin /	Assignments
4	Men	nory Map
5		trical Characteristics
	5.1	Introduction
	5.2	Parameter Classification9
	5.3	Absolute Maximum Ratings9
	5.4	Thermal Characteristics
	5.5	ESD Protection and Latch-Up Immunity11
	5.6	DC Characteristics
	5.7	Supply Current Characteristics
	5.8	External Oscillator (XOSC) and ICS
		Characteristics
	5.9	AC Characteristics

5.9.1 Control Timing
5.9.2 TPM Module Timing
5.9.3 SPI Timing 25
5.10 Analog Comparator (ACMP) Electricals 27
5.11 ADC Characteristics
5.12 Flash Specifications
5.13 EMC Performance
5.13.1 Radiated Emissions
Ordering Information
Package Information
7.1 Mechanical Drawings

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	4/2/2009	Initial public release.
2	7/20/2009	Updated Section 5.13, "EMC Performance." Corrected Table 1. Corrected default trim value to 31.25 kHz.

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08SV16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of MC9S08SV16 series MCU.




Figure 1. MC9S08SV16 Series Block Diagram



System Clock Distribution

2 System Clock Distribution

MC9S08SV16 series use ICS module as clock sources. The ICS module can use internal or external clock source as reference to provide up to 40 MHz CPU clock. The output of ICS module includes,

- OSCOUT— XOSC output provides EXTAL reference clock to ADC and RTC.
- ICSIRCLK ICS internal clock reference provides clock source of RTC.
- ICSFFCLK ICS fixed frequency clock reference (around 32.768 kHz) provides double of the fixed lock signal to TPMs and MTIM16.
- ICSOUT ICS CPU clock provides double of bus clock which is basic clock reference of peripherals.
- ICSLCLK Alternate BDC clock provides debug signal to BDC module.

The TCLK pin is an extra external clock source. When TCLK is enabled, it can provide alternate clock source to TPMs and MTIM16. The on-chip 1 kHz clock can provide clock source of RTC and COP modules.




Figure 2. System Clock Distribution Diagram



3 Pin Assignments

This section shows the pin assignments for the MC9S08SV16 series devices.




Figure 3. MC9S08SV16 Series 32-Pin SDIP Package

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to 5.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

Table 3. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2\,$ All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

5.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit	
Operating temperature range (packaged)	T _A	T _L to T _H 40 to 85	°C	
Thermal resistance Single-layer board				
32-pin SDIP	θ	60	°C/W	
32-pin LQFP	θ_{JA}	85	0/11	
Thermal resistance Four-layer board		<u>.</u>		
32-pin LQFP	ρ	35	°C/W	
32-pin LQFP	θ_{JA}	56	0/00	

Table 4.	Thermal	Characteristics

The average chip-junction temperature (T_J) in °C can be obtained from:

$$\Gamma_{J} = T_{A} + (P_{D} \times \theta_{JA})$$

MC9S08SV16 Series Data Sheet, Rev. 2

Egn. 1

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Charge device model (CDM)	V _{CDM}	±500	_	V
3	Latch-up current at $T_A = 85 \ ^{\circ}C$	I _{LAT}	±100		mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

5.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	Characteristic		Symbol	Condition	Min.	Typical ¹	Max.	Unit
1	_	Operating voltage				2.7		5.5	V
	С		All I/O pins, low-drive strength		$V_{DD} > 2.7 V,$ $I_{Load} = -2 mA$	V _{DD} – 0.5	_	—	
2	Ρ	Output high voltage	All I/O pins,	V _{OH}	V _{DD} > 4.1 V, I _{Load} = -10 mA	V _{DD} – 0.5	_	—	V
	С		high-drive strength		$V_{DD} > 2.7 V,$ $I_{Load} = -2 mA$	V _{DD} - 0.5			
3	D	Output high current	Max total I _{OH} for all ports	I _{OHT}	—	_	—	100	mA
	С		All I/O pins, low-drive strength		V_{DD} > 2.7 V, I_{Load} = 0.6 mA	-	_	0.5	
4	Ρ	Output low voltage	All I/O pins,	V _{OL}	V _{DD} > 4.1 V, I _{Load} = 10 mA	_	—	0.5	v
	С		high-drive strength		V _{DD} > 2.7 V, I _{Load} = 3 mA	_	- — 0.5		
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}	_	_	_	100	mA
6	Ρ	Input high	All digital inputs	V _{IH}	$V_{DD} > 4.1 V$	$0.70 \times V_{DD}$		_	
0	С	voltage	All digital inputs	VН	$V_{DD} > 2.7 V$	$0.85 \times V_{DD}$	_	—	v
7	Ρ	Input low	All digital inputs	V _{IL}	$V_{DD} > 4.1 V$	—	—	$0.35 \times V_{DD}$	v
,	С	voltage		۴IL	V_{DD} > 2.7 V	—	—	$0.30 \times V_{DD}$	
8	С	Input hysteresis	All digital inputs	V _{hys}	_	$0.06 \times V_{DD}$	—	_	mV
9	Ρ	Input leakage current	All input only pins (per pin)	ll _{In} l	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	0.1	1	μA
10	Ρ	Hi-Z (off-state) leakage current	All input/output (per pin)	II _{OZ} I	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	0.1	1	μA

Table 7. DC Characteristics






Figure 11. Typical I_{OH} Vs. V_{DD} - V_{OH} (V_{DD} = 3.0 V) (Low Drive)




Figure 12. Typical I_{OL} Vs. V_{OL} (V_{DD} = 3.0 V) (High Drive)

MC9S08SV16 Series Data Sheet, Rev. 2






Figure 14. Typical Run I_{DD} for FBE (All Modules Off)



5.8 External Oscillator (XOSC) and ICS Characteristics

Refer to Figure 16 for crystal or resonator circuits.

Num	С	Character	istic	Symbol	Min	Typical ¹	Max	Unit
1	с	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode ² High range (RANGE = 1), high gain (HGO = 1), FBELP mode High range (RANGE = 1), low power (HGO = 0), FBELP mode			32 1 1 1	 	38.4 5 16 8	kHz MHz MHz MHz
2	D	Load capacitors			See Note ³			
3	D	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)			_	10 1	_	ΜΩ ΜΩ
4	D	Series resistor — Low range Low gain (HGO = 0) High gain (HGO = 1)			_	0 100	_	kΩ
5	D	Series resistor — High range Low gain (HGO = 0) High gain (HGO = 1) ≥ 8 MHz 4 MHz 1 MHz		R _S	_	0 0 0	0 10 20	kΩ
6	с	Crystal start-up time ^{4, 5} Low range, low power Low range, high power High range, low power High range, high power		^t CSTL ^t CSTH	_	200 400 5 15	_	ms
7	Т	Internal reference start-up time		t _{IRST}	—	60	100	μS
8	D	Square wave input clock frequency FEE or FBE mode ² FBELP mode	(EREFS = 0, ERCLKEN = 1)	f _{extal}	0.03125 0	_	5 40	MHz MHz
9	Ρ	Average internal reference frequence	cy — trimmed	f _{int_t}	—	31.25	_	kHz
10	P P	DCO output frequency range — trimmed	Low range (DRS = 00) Middle range (DRS = 10)	f _{dco_t}	16 32		20 40	MHz
11	с	Total deviation of DCO output from trimmed frequency ⁴ Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C		Δf_{dco_t}	_	−1.0 to 0.5 ±0.5	±2 ±1	%f _{dco}
12	С	FLL acquisition time ^{4,6}		t _{Acquire}	—	—	1	ms
13	с	Long term jitter of DCO output clock interval) ⁷	k (averaged over 2 ms	C _{Jitter}	_	0.02	0.2	%f _{dco}

¹ Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.




5.9.3 SPI Timing

Table 12 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		^t spsck t _{cyc}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	^t wspsck	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	—	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	—	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0		ns ns
11	D	Rise time Input Output	t _{RI} t _{RO}		t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI}	—	t _{cyc} – 25 25	ns ns


Table 12. SPI Timing





1. Not defined but normally MSB of character just received





NOTE:

1. Not defined but normally LSB of character just received

Figure 24. SPI Slave Timing (CPHA = 1)

5.10 Analog Comparator (ACMP) Electricals

Table 13. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{DD}	2.7	_	5.5	V
Р	Supply current (active)	I _{DDAC}	—	20	35	μA

MC9S08SV16 Series Data Sheet, Rev. 2



С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Analog input voltage	V _{AIN}	V _{SS} – 0.3	_	V _{DD}	V
Р	Analog input offset voltage	V _{AIO}	—	20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	—	_	1.0	μA
С	Analog comparator initialization delay	t _{AINIT}	—		1.0	μS

Table 13. Analog Comparator Electrical Specifications (continued)

5.11 ADC Characteristics

Table 14. 10-Bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply voltage	Absolute	V _{DDA}	2.7	_	5.5	V	
Input voltage		V _{ADIN}	V _{REFL}		V_{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}	—	3	5	kΩ	
Analog source resistance	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ	External to MCU
	8-bit mode (all valid f _{ADCK})		—		10		
ADC	High speed (ADLPC = 0)	4	0.4	_	8.0	N411-	
conversion clock frequency	Low power (ADLPC = 1)	f _{ADCK}	0.4	—	4.0	MHz	

¹ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.






Figure 25. ADC Input Impedance Equivalency Diagram

С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDA}	_	133	_	μA	
т	Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		I _{DDA}	_	218	_	μA	
т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDA}	_	327	_	μA	
Р	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDA}	_	0.582	1	mA	
	ADC	High speed (ADLPC = 0)		2	3.3	5	N 41 1	t _{ADACK} =
Р	asynchronous clock source	Low power (ADLPC = 1)	f _{ADACK}	1.25	2	3.3	MHz	1/f _{ADACK}

Table 15. 10-Bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)



	ſ						1	-
С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
_	Conversion	Short sample (ADLSMP = 0)			20	_	ADCK	
Ρ	time (including sample time)	Long sample (ADLSMP = 1)	t _{ADC}		40	_	cycles	See reference manual for
Р	Comple time	Short sample (ADLSMP = 0)			3.5	_	ADCK	conversion time variances
Р	Sample time	Long sample (ADLSMP = 1)	t _{ADS}		23.5	_	cycles	
D	Temp sensor	–40 °C– 25 °C		_	3.266	—	mV/°C	
D	slope	25 °C– 85 °C	m	_	3.638	—	mv/°C	
D	Temp sensor voltage	25 °C	V _{TEMP25}	_	1.396	_	mV	
Ρ	Total	10-bit mode	_	_	±1.5	±3.5	1.002	Includes
Ρ	unadjusted error	8-bit mode	E _{TUE}	_	±0.7	±1.5	LSB ²	quantization
Р	Differential	10-bit mode ³		_	±0.5	±1.0	LSB ²	
Р	non-linearity	8-bit mode ³	DNL	_	±0.3	±0.5		
Т	Integral	10-bit mode	INL	_	±0.5	±1.0	LSB ²	
Т	non-linearity	8-bit mode		_	±0.3	±0.5	LOD	
Р	Zero-scale	10-bit mode	E	_	±1.5	±2.1	LSB ²	V – V.
Р	error	8-bit mode	E _{ZS}	_	±0.5	±0.7	1.50	$V_{ADIN} = V_{SSA}$
Т	Full-scale error	10-bit mode	E _{FS}	_	±1	±1.5	LSB ²	V _{ADIN} = V _{DDA}
Т		8-bit mode	FS	_	±0.5	±0.5	1.50	VADIN = VDDA
D	Quantization	10-bit mode	EQ		—	±0.5	LSB ²	
	error	8-bit mode	⊏Q		—	±0.5		
D	Input leakage	10-bit mode	E _{IL}	_	±0.2	±2.5	LSB ²	Pad leakage ⁴ *
D	error	8-bit mode		_	±0.1	±1	100	R _{AS}

Table 15. 10-Bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

¹ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

³ Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

5.12 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.



С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40 °C to 85 °C	V _{prog/erase}	2.7	_	5.5	V
D	Supply voltage for read operation	V _{Read}	2.7	—	5.5	V
D	Internal FCLK frequency ¹	f _{FCLK}	150	—	200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	—	6.67	μs
Р	Byte program time (random location) ²	t _{prog}		9		t _{Fcyc}
Р	Byte program time (burst mode) ²	t _{Burst}	4			t _{Fcyc}
Р	Page erase time ²	t _{Page}		4000		t _{Fcyc}
Р	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}
С	Byte program current ³	RI _{DDBP}	_	4		mA
С	Page erase current ³	RI _{DDPE}	_	6	_	mA
С	Program/erase endurance ⁴ T _L to T _H = -40 °C to 85 °C T = 25 °C	·	10,000	 100,000		cycles
С	Data retention ⁵	t _{D_ret}	15	100		years

Table 16. Flash Characteristics

¹ The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 5.0$ V, bus frequency = 4.0 MHz.

- ⁴ Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

5.13 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

5.13.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (the North and East).



Ordering Information

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f _{OSC} /f _{BUS}	Level ¹ (Max)	Unit
Radiated emissions,	V_{RE_TEM}	$V_{DD} = 5.0 V$	0.15 – 50 MHz	4 MHz crystal	9	dBμV
electric field		T _A = 25 °C package type 32-pin LQFP	50 – 150 MHz	19 MHz bus	5	
			150 – 500 MHz			2
			500 – 1000 MHz		1	
			IEC Level		Ν	—
			SAE Level		1	—

Table 17. Radiated Emissions, Electric Field

¹ Data based on qualification test results.

6 Ordering Information

This section contains ordering information for MC9S08SV16 series devices. See below for an example of the device numbering system.


Table 18. Device Numbering System

Device Number ¹	Mer	nory	Available Packages ²
Device Number	FLASH	RAM	Available i ackages
MC9S08SV16	16 KB	1024 Byte	32-pin SDIP
MC9S08SV8	8 KB	768 Byte	32-pin LQFP

¹ See the reference manual, *MC9S08SV16 Series Reference Manual*, for a complete description of modules included on each device.

² See Table 19 for package information.

Example of the device numbering system:





7 Package Information


Table 19). Package	Descriptions
----------	------------	--------------


Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
32	Low Quad Flat Package	LQFP	LC	873A-03	98ASH70029A
32	Shrink Dual In-line Package	SDIP	BM	1376-02	98ASA99330D

7.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 19.







© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLIN		PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NE]: 98ASH70029A	RE∨: D	
LOW PROFILE QUAD FLAT PA	CASE NUMBER: 873A-03 19 MAY 2005			
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	DEC MS-026 BBA		



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994.

 $\overline{3}$ datums a, b, and d to be determined at datum plane h.

 $\overline{/4.}$ dimensions to be determined at seating plane datum c.

5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.

<u>6</u> DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

 $\overline{/7.}$ exact shape of each corner is optional.

8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 MM AND 0.25 MM FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
$32 IEAD OB PITCH (7 \times 7 \times 1 \Lambda)$		DOCUMENT NO: 98ASH70029A		RE∨: D
		CASE NUMBER: 873A-03		19 MAY 2005
		STANDARD: JE	DEC MS-026 BBA	

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009. All rights reserved.

MC9S08SV16 Rev. 2 7/2009