

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	ОТР
EEPROM Size	128 x 8
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16ce624-04-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3-1: BLOCK DIAGRAM



4.0 MEMORY ORGANIZATION

4.1 <u>Program Memory Organization</u>

The PIC16CE62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16CE623, 1K x 14 (0000h - 03FFh) for the PIC16CE624 and 2K x 14 (0000h - 07FFh) for the PIC16CE625 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16CE623) or 1K x 14 space (PIC16CE624) or 2K x 14 space (PIC16CE625). The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE623



FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE624



FIGURE 4-3: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE625



4.2.2.4 PIE1 REGISTER

This register contains the individual enable bit for the comparator interrupt.

REGISTER 4-4: PIE1 REGISTER (ADDRESS 8CH)



4.2.2.5 PIR1 REGISTER

This register contains the individual flag bit for the comparator interrupt.

Note:	Interrupt flag bits get set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE (INTCON<7>). User
	software should ensure the appropriate
	interrupt flag bits are clear prior to enabling
	an interrupt.

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0CH)









6.2 Device Addressing

After generating a START condition, the processor transmits a control byte consisting of a EEPROM address and a Read/Write bit that indicates what type of operation is to be performed. The EEPROM address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. (Figure 6-3). The bus is monitored for its corresponding EEPROM address all the time. It generates an acknowledge bit if the EEPROM address was true and it is not in a programming mode.

FIGURE 6-3: CONTROL BYTE FORMAT



7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

1.BCF	STATUS, RPO	;Skip if already in
		; Bank 0
2.CLRWDT		;Clear WDT
3.CLRF	TMR0	;Clear TMR0 & Prescaler
4.BSF	STATUS, RPO	;Bank 1
5.MOVLW	'00101111'b	;These 3 lines (5, 6, 7)
6.MOVWF	OPTION	; are required only if
		; desired PS<2:0> are
7.CLRWDT		; 000 or 001
8.MOVLW	'00101xxx'b	;Set Postscaler to
9.MOVWF	OPTION	; desired WDT rate
10.BCF	STATUS, RPO	;Return to Bank 0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 7-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 7-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and
		;prescaler
BSF	STATUS, RPO	
MOVLW	b'xxxx0xxx'	;Select TMR0, new
		;prescale value and
		;clock source
MOVWF	OPTION_REG	
BCF	STATUS, RPO	

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
01h	TMR0	Timer0	Timer0 module register xxxx xxxx uuuu uuu						uuuu uuuu		
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: — = Unimplemented locations, read as '0', x = unknown, u = unchanged.

Note: Shaded bits are not used by TMR0 module.

NOTES:

8.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs, otherwise the maximum delay of the comparators should be used (Table 13-1).

8.5 <u>Comparator Outputs</u>

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 8-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 8-3: COMPARATOR OUTPUT BLOCK DIAGRAM



10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

REGISTER 10-1: CONFIGURATION WORD

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

lr		1
CP1 CF	P0 ⁽²⁾ CP1 CP0 ⁽²⁾ CP1 CP0 ⁽²⁾ BODEN ⁽¹⁾ CP1 CP0 ⁽²⁾ PWRTE ⁽¹⁾ WDTE F0SC1 F0SC0 CONFIG A	ddress 2007b
		200711
bit 13-8,	CP1:CP0 Pairs: Code protection bit pairs ^C	
5-4.	11 = Program memory code protection off	
	10 = 0400h-07FFh code protected	
	01 = 0200h-07FFh code protected	
	00 = 0000h-07FFh code protected	
	Code protection for 1K program memory	
	11 = Program memory code protection off	
	10 =Program memory code protection on	
	01 = 0200 - 03FFh code protected	
	Code protection for 0.5K program memory	
	11 = Program memory code protection off	
	10 = Program memory code protection off	
	01 = Program memory code protection off	
	00 = 0000h-01FFh code protected	
bit 7:	Unimplemented: Read as '1'	
bit 6:	BODEN: Brown-out Reset Enable bit ⁽¹⁾	
	1 = BOD enabled	
	0 = BOD disabled	
bit 3:	PWRTE : Power-up Timer Enable bit ⁽¹⁾	
	1 = PWRT disabled	
	0 = PWRT enabled	
bit 2:	WDTE: Watchdog Timer Enable bit	
	1 = WDT enabled	
	0 = WDT disabled	
bit 1-0:	FOSC1:FOSC0: Oscillator Selection bits	
	11 = RC oscillator	
	10 = HS oscillator	
	01 = X I OSCIIIATOR	
Note 1:	Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTE	
	Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.	
2:	All of the CP<1:0> pairs have to be given the same value to enable the code protection scheme listed.	

10.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance or one with parallel resonance.

Figure 10-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 10-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 10-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 10-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



10.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-5 shows how the R/C combination is connected to the PIC16CE62X. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (i.e., 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 14.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 14.0 for variation of oscillator frequency due to VDD for given Rext/Cext values, as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin and can be used for test purposes or to synchronize other logic (Figure 3-2 for waveform).

FIGURE 10-5: RC OSCILLATOR MODE



DS40182D-page 52





FIGURE 10-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 10-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



^{© 1998-2013} Microchip Technology Inc.

10.5.1 RB0/INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 10.8 for details on SLEEP and Figure 10-19 for timing of wake-up from SLEEP through RB0/INT interrupt.

10.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 7.0.

10.5.3 PORTB INTERRUPT

An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

10.5.4 COMPARATOR INTERRUPT

See Section 8.6 for complete description of comparator interrupts.



FIGURE 10-16: INT PIN INTERRUPT TIMING

10.8 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit in the STATUS register is cleared, the \overline{TO} bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin, and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a RESET generated
	by a WDT time-out does not drive MCLR
	pin low.

10.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).

The first event will cause a device reset. The two latter events are considered a continuation of program execution. The \overline{TO} and \overline{PD} bits in the STATUS register can be used to determine the cause of device reset. \overline{PD} bit, which is set on power-up is cleared when SLEEP is invoked. \overline{TO} bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction after the instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

If the global interrupts are disabled (GIE is
cleared), but any interrupt source has both
its interrupt enable bit and the correspond-
ing interrupt flag bits set, the device will
immediately wake-up from sleep. The
sleep instruction is completely executed.

The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.

; a1 a2 a3 a4 ; a1 a2 a3 a osc1////////////////////////////////////	4 Q1	a1 a2 a3 a4	a1 a2 a3 a4	; a1 a2 a3 a4 /~	; a1 a2 a3 a4; ////////////////////////////////////
CLKOUT(4)	Tost(2)		\/	<u>\</u> /	\ł
INT pin INTF flag (INTCON<1>) GIE bit (INTCON<7>)	Processor in SLEEP		Interrupt Latency		
INSTRUCTION FLOW			I I	I I	
PC PC PC+1	PC+2	X PC+2	X PC + 2	X 0004h	X 0005h
$\begin{array}{l} \mbox{Instruction} \\ \mbox{fetched} \end{array} \left\{ \begin{array}{l} \mbox{Inst(PC)} = \mbox{SLEEP} & \mbox{Inst(PC + 1)} \end{array} \right.$		Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction { Inst(PC - 1) SLEEP	1 1 1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)

FIGURE 10-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Note 1: XT, HS or LP oscillator mode assumed.

2: TOST = 1024TOSC (drawing not to scale) This delay does not occur for RC osc mode.

3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

11.0 INSTRUCTION SET SUMMARY

Each PIC16CE62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CE62X instruction set summary in Table 11-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 11-1 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the three general formats that the instructions can have.

Note:	То	maintain	upward	compatibility	with
	futu	ire PIC [®] M	ICU produ	ucts, <u>do not us</u>	<u>e</u> the
	OP	TION and 1	TRIS inst	ructions.	

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS



 <sup>13
 11
 10
 0</sup> OPCODE
 k (literal)
 k
 11-bit immediate value

^{© 1998-2013} Microchip Technology Inc.

BCF	Bit Clear	f				
Syntax:	[<i>label</i>] BCF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$0 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01	00bb	bfff	ffff		
Description:	Bit 'b' in re	gister 'f' is	s cleared.			
Words:	1					
Cycles:	1					
Example	BCF	FLAG_	REG, 7			
	Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47					

BTFSC	Bit Test, Skip if Clear				
Syntax:	[<i>label</i>] B	[label] BTFSC f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	skip if (f<	b>) = 0			
Status Affected:	None				
Encoding:	01	10bb	bfff	ffff	
Description:	If bit 'b' in instruction If bit 'b' is ' fetched du execution executed i two-cycle	register 'f' is is skipped. 0', then the rring the cur is discarded nstead, mainstruction.	s '0', then t next instru rrent instru d, and a No king this a	he next uction iction DP is	
Words:	1				
Cycles:	1(2)				
Example	HERE FALSE TRUE	BTFSC GOTO • •	FLAG,1 PROCESS_	_CODE	
	Before In	struction			
	PC = address HERE				
	AllerInst	if FLAG<1>	= 0.		
		PC = a	address T =1,	RUE	
		PC = a	address F.	ALSE	

BSF	Bit Set f			
Syntax:	[<i>label</i>] B	SF f,b		
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b \leq 7 \end{array}$	7		
Operation:	$1 \rightarrow (f < b)$	>)		
Status Affected:	None			
Encoding:	01	01bb	bfff	ffff
Description:	Bit 'b' in re	gister 'f' is	s set.	
Words:	1			
Cycles:	1			
Example	BSF	FLAG_F	REG, 7	
	Before In After Inst	struction FLAG_RE ruction	EG = 0x0A	A
		FLAG_RE	= 0.000	4

GOTO	Unconditional Branch	INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] GOTO k	Syntax:	[label] INCFSZ f,d
Operands:	$0 \le k \le 2047$	Operands:	$0 \leq f \leq 127$
Operation:	$k \rightarrow PC < 10:0 >$		d ∈ [0,1]
	$PCLATH<4:3> \rightarrow PC<12:11>$	Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None	Status Affected:	None
Encoding:	10 1kkk kkkk kkkk	Encoding:	00 1111 dfff ffff
Description: Words: Cycles:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction. 1	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two curls instruction
Example	GOTO THERE	Words:	1
	After Instruction	Cycles:	1(2)
	PC = Address THERE	Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE •

 $\begin{array}{rcl} Before \ Instruction \\ PC & = & address \ HERE \\ After \ Instruction \\ CNT & = & CNT + 1 \\ if \ CNT = & 0, \\ PC & = & address \ CONTINUE \\ if \ CNT \neq & 0, \\ PC & = & address \ HERE \ +1 \\ \end{array}$

INCF	Increment f			
Syntax:	[label] INCF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(f) + 1 \rightarrow (dest)			
Status Affected:	Z			
Encoding:	00 1010 dfff ffff			
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.			
Words:	1			
Cycles:	1			
Example	INCF CNT, 1			
	$\begin{array}{rrrr} \text{Before Instruction} \\ & \text{CNT} & = & 0 \text{xFF} \\ & Z & = & 0 \end{array}$ After Instruction $\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$			

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	IORLW 0x35
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1

IORWF	Inclusive OR W with f			
Syntax:	[<i>label</i>] IORWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(W) .OR. (f) \rightarrow (dest)			
Status Affected:	Z			
Encoding:	00 0100 dfff ffff			
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.			
Words:	1			
Cycles:	1			
Example	IORWF RESULT, 0			
	Before Instruction RESULT = 0x13 W = 0x91			
	After Instruction			
	RESULT = 0x13			
	VV = 0x93 $Z = 1$			

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Encoding:	00 1000 dfff ffff
	to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVLW	Move Lit	Move Literal to W		
Syntax:	[label]	MOVLW	/ k	
Operands:	$0 \le k \le 2$	55		
Operation:	$k \rightarrow (W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight register. T as 0's.	bit literal ' he don't c	k' is loaded ares will as	d into W ssemble
Words:	1			
Cycles:	1			
Example	MOVLW	0x5A		
	After Inst	ruction W =	0x5A	

MOVWF	Move W	to f			
Syntax:	[label]	MOVW	= f		
Operands:	$0 \le f \le 12$	7			
Operation:	$(W) \to (f)$				
Status Affected:	None				
Encoding:	0 0	0000	1ff	f	ffff
Description:	Move data 'f'.	from W r	egiste	er to r	register
Words:	1				
Cycles:	1				
Example	MOVWF	OPT	TION		
	Before In:	struction OPTION W ruction OPTION W	= = =	0xFF 0x4F 0x4F 0x4F 0x4F	.

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBLW k	Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k - (W) \rightarrow (W)$		d ∈ [0,1]
Status Affected:	C, DC, Z	Operation: Status	(f) - (W) \rightarrow (dest) C, DC, Z
Encoding:	11 110x kkkk kkkk	Affected:	
Description:	The W register is subtracted (2's com- plement method) from the eight bit literal 'k'. The result is placed in the W register.	Encoding: Description:	00 0010 dfff ffff Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the
Words:	1		result is stored in the W register. If 'd' is 1,
Cycles:	1	Words [.]	1
Example 1:	SUBLW 0x02	Cycles:	1
	Before Instruction	Example 1	SUBWE REG1 1
	W = 1 $C = ?$		Before Instruction
	After Instruction W = 1 C = 1; result is positive		REG1 = 3 W = 2 C = ?
Example 2:	Before Instruction		After Instruction
	W = 2 C = ?		REG1 = 1 W = 2 C = 1; result is positive
	After Instruction	Example 2:	Before Instruction
Example 3:	W = 0 C = 1; result is zero Before Instruction		REG1 = 2 W = 2 C = ?
	W = 3		After Instruction
	C = ? After Instruction		REG1 = 0 W = 2 C = 1; result is zero
	VV = 0XFF C = 0; result is nega-	Example 3:	Before Instruction
	tive		REG1 = 1 W = 2 C = ?
			After Instruction
			REG1 = 0xFF W = 2 C = 0; result is negative

and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

12.17 <u>SEEVAL Evaluation and Programming</u> <u>System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

12.18 <u>KEELOQ Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.



INDEX

Α	
ADDLW Instruction	
ADDWF Instruction	
ANDLW Instruction	
ANDWF Instruction	
Architectural Overview	7
Assembler	
MPASM Assembler	77
в	

В

BCF Instruction	
Block Diagram	
TIMER0	35
TMR0/WDT PRESCALER	
Brown-Out Detect (BOD)	
BSF Instruction	68
BTFSC Instruction	
BTFSS Instruction	
С	

CALL Instruction	
Clocking Scheme/Instruction Cycle	10
CLRF Instruction	
CLRW Instruction	
CLRWDT Instruction	70
CMCON Register	
Code Protection	64
COMF Instruction	70
Comparator Configuration	
Comparator Interrupts	45
Comparator Module	41
Comparator Operation	
Comparator Reference	
Configuration Bits	50
Configuring the Voltage Reference	
Crystal Operation	51
_	

D

Data Memory Organization	12
DECF Instruction	70
DECFSZ Instruction	70
Development Support	77
E	

Е

EEPROM Peripheral Operation	29
Errata	2
External Crystal Oscillator Circuit	52

G

General purpose Register File	12
GOTO Instruction	71

L

I/O Ports	23
I/O Programming Considerations	
ID Locations	64
INCF Instruction	71
INCFSZ Instruction	71
In-Circuit Serial Programming	64
Indirect Addressing, INDF and FSR Registers	21
Instruction Flow/Pipelining	10
Instruction Set	
ADDLW	67
ADDWF	67
ANDLW	67
ANDWF	67
BCF	68
BSF	
-	

BTFSC	68
BTFSS	69
CALL	69
	69
	09 70
COMF	70
DECF	70
DECFSZ	70
GOTO	71
	71
	/1 71
IORWE	72
MOVF	72
MOVLW	72
MOVWF	72
NOP	73
OPTION	73
	73
BETURN	74
RLF	74
RRF	74
SLEEP	74
SUBLW	75
SUBWF	75
TRIS	76
	76
XORLW	76
XORUW	76 65
XORLW XORWF Instruction Set Summary INT Interrupt	76 65 60
XORUW XORWF Instruction Set Summary INT Interrupt INTCON Register	76 65 60 17
XORUWXORWF Instruction Set Summary INT Interrupt INTCON Register Interrupts	76 65 60 17 59 71
XORLW XORWF Instruction Set Summary INT Interrupt INTCON Register. Interrupts IORLW Instruction IORWF Instruction	76 65 60 17 59 71 72
XORUF Instruction Set Summary INT Interrupt INTCON Register Interrupts IORLW Instruction IORWF Instruction K	76 65 60 17 59 71 72
XORWF	76 65 60 17 59 71 72 80
XORWF	76 65 60 17 59 71 72 80
XORWF	76 65 60 17 59 71 72 80
XORWF	76 65 60 17 59 71 72 80 72 72
XORWF	 76 65 60 17 59 71 72 80 72 72 72 72 72 72 72 72
XORWF	76 65 60 17 59 71 72 80 72 72 72 72 72
XORUF XORWF Instruction Set Summary INT Interrupt INTCON Register Interrupts IORLW Instruction IORWF Instruction IORWF Instruction K KeeLoq® Evaluation and Programming Tools M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVAB Integrated Development Environment Software N	76 65 60 17 59 71 72 80 72 72 72 77
XORUFXORWF	76 65 60 17 59 71 72 80 72 72 72 72 77 73
XORUFXORWF Instruction Set Summary INT Interrupt INTCON Register INTCON	76 65 60 17 59 71 72 80 72 72 72 77 73
XORWF	76 65 60 17 59 71 72 80 72 72 77 73 . 5
XORWF	76 65 60 17 59 71 72 80 72 72 72 77 73 . 5 73
XORUF	76 65 60 17 59 71 72 80 72 72 72 77 73 . 5 73 16
XORUF	76 65 60 17 59 71 80 72 72 73 .5 73 .5 73 .5 73 .5 73 .5 .5
XORWF	76 65 60 17 59 71 72 80 72 77 73 .5 73 .5 51 54
XORWF	76 65 60 17 59 71 72 80 72 72 77 73 . 5 73 16 51 54
XORUFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWF INSTRUCTIONXORWF InstructionXORVF INSTRUCTIONX	76 60 65 60 17 59 71 72 80 722 77 73 . 53 16 51 54 01 54
XORUF	76 660 17 59 71 72 80 7272 73 .53 16 51 54 01 97 20
XORUFXORWF .	76 660 17 59 72 72 77 73 .53 16 54 01 97 20 197 20
XORUFXORWF INSTRUCTIONXORWF INSTRUCTIONXORVF INSTRUCTIONYORVF INSTRUCTIONYORV	76 60 60 179 70 77 70 77 71 73 73 73 73 16 16 15 17 10 10 10 10 10 10 10 11 10 12 10 13 10 14 10 15 10 16 10 17 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10
XORWF	76 60 60 179 70 77 70 77 71 73 71 73 73 73 74 10 75 73 76 10 77 73 73 10 74 10 75 10 76 10 77 73 73 10 74 10 75 10 76 10 77 73 73 10 74 10 75 10 76 10 77 73 73 10 74 10 75 10 76 10 77 73 77 73 75 10 75 10 75 10 75 10 75 10

PICSTART® Plus Entry Level Development System 79 PIE1 Register 18 PIR1 Register 18