



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	128 x 8
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16ce624-20-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CE62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CE62X uses a Harvard architecture in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single-cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM) and non-volatile memory (EEPROM) for each PIC16CE62X device.

Device	Program Memory	RAM Data Memory	EEPROM Data Memory
PIC16CE623	512x14	96x8	128x8
PIC16CE624	1Kx14	96x8	128x8
PIC16CE625	2Kx14	128x8	128x8

The PIC16CE62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CE62X family has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CE62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16CE62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

Name	DIP/ SOIC Pin #	SSOP Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	I	ST/CMOS	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	17	19	I/O	ST	Analog comparator input
RA1/AN1	18	20	I/O	ST	Analog comparator input
RA2/AN2/VREF	1	1	I/O	ST	Analog comparator input or VREF output
RA3/AN3	2	2	I/O	ST	Analog comparator input /output
RA4/T0CKI	3	3	I/O	ST	Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	Interrupt on change pin.
RB5	11	12	I/O	TTL	Interrupt on change pin.
RB6	12	13	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	13	14	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
Vss	5	5,6	Р	—	Ground reference for logic and I/O pins.
Vdd	14	15,16	Р	—	Positive supply for logic and I/O pins.
Legend:	0 = 0 	utput Not used = TTL inpu	I/C I = It	D = input/ou = Input	utput P = power ST = Schmitt Trigger input

TABLE 3-1: PIC16CE62X PINOUT DESCRIPTION

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. **Note 2:** This buffer is a Schmitt Trigger input when used in serial programming mode.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (i.e., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE





All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (Table 4-1). These registers are static RAM. The special registers can be classified into two sets (core and peripheral). The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets ⁽¹⁾
Bank 0											
00h	INDF	Addressin register)	ig this locat	a physical	xxxx xxxx	xxxx xxxx					
01h	TMR0	Timer0 M	odule's Reg	jister						xxxx xxxx	uuuu uuuu
02h	PCL	Program (Counter's (F	PC) Least S	Significant B	yte				0000 0000	0000 0000
03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect da	ata memory	address p	ointer					xxxx xxxx	uuuu uuuu
05h	PORTA	—	—	—	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h	Unimplemented									_	-
08h	Unimplemented									-	-
09h	Unimplemented									-	-
0Ah	PCLATH	—	—	—	Write buff	er for upper	5 bits of pr	ogram cou	nter	0 0000	0 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	CMIF	—	—	—	—	_	—	-0	-0
0Dh-1Eh	Unimplemented									-	-
1Fh	CMCON	C2OUT	C10UT		—	CIS	CM2	CM1	CM0	00 0000	00 0000
Bank 1											
80h	INDF	Addressin register)	ig this locat	ion uses co	ontents of F	SR to addre	ess data me	emory (not a	a physical	XXXX XXXX	XXXX XXXX
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program (Counter's (F	PC) Least S	Significant B	yte				0000 0000	0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect da	ata memory	address p	ointer					xxxx xxxx	uuuu uuuu
85h	TRISA	—	—		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
87h	Unimplemented									_	-
88h	Unimplemented									_	_
89h	Unimplemented									_	_
8Ah	PCLATH	—	—	_	Write buff	er for upper	5 bits of pr	ogram cou	nter	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	—	CMIE	_	_	—	_	_	_	-0	- 0
8Dh	Unimplemented									_	_
8Eh	PCON	—	—	_	_	—	_	POR	BOD	0x	uq
8Fh-9Eh	Unimplemented									-	_
90h	EEINTF	_	—	—	—	_	EESCL	EESDA	EEVDD	111	111
9Fh	VRCON	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0	000- 0000	000- 0000

TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16CE62X

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non power-up) resets include MCLR reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

Note 2: IRP & RPI bits are reserved; always maintain these bits clear.

5.0 I/O PORTS

The PIC16CE62X parts have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the TOCKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a hi- impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (Comparator Control Register) register and the VRCON (Voltage Reference Control Register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA<1:0> PINS



Note:	On reset, the TRISA register is set to all							
	inputs. The digital inputs are disabled and							
	the comparator inputs are forced to ground							
	to reduce excess current consumption.							

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by setting
		;output data latches
MOVLW	0X07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O
		;functions
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<7:5> are always
		;read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN



^{© 1998-2013} Microchip Technology Inc.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
1Fh	CMCON	C2OUT	C1OUT	_	—	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	CMIF	_	—	—	_	—	—	-0	-0
8Ch	PIE1	—	CMIE	_	—	—	_	—	—	-0	-0
85h	TRISA		_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111
Logondi	_ Unimn	lomontor	h rood oo	"0"	llakaowa		hongod				

TABLE 8-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: - = Unimplemented, read as "0", x = Unknown, u = unchanged

10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

REGISTER 10-1: CONFIGURATION WORD

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

lr		1									
CP1 CF	P0 ⁽²⁾ CP1 CP0 ⁽²⁾ CP1 CP0 ⁽²⁾ BODEN ⁽¹⁾ CP1 CP0 ⁽²⁾ PWRTE ⁽¹⁾ WDTE F0SC1 F0SC0 CONFIG A	ddress 2007b									
		200711									
bit 13-8,	CP1:CP0 Pairs: Code protection bit pairs ^C										
5-4.	11 = Program memory code protection off										
	10 = 0400h-07FFh code protected										
	01 = 0200h-07FFh code protected										
	00 = 0000h-07FFh code protected										
	Code protection for 1K program memory										
	11 = Program memory code protection off										
	10 =Program memory code protection on										
	01 = 0200 - 03FFh code protected										
	Code protection for 0.5K program memory										
	11 = Program memory code protection off										
	10 = Program memory code protection off										
	01 = Program memory code protection off										
	00 = 0000h-01FFh code protected										
bit 7:	Unimplemented: Read as '1'										
bit 6:	BODEN: Brown-out Reset Enable bit ⁽¹⁾										
	1 = BOD enabled										
	0 = BOD disabled										
bit 3:	PWRTE : Power-up Timer Enable bit ⁽¹⁾										
	1 = PWRT disabled										
	0 = PWRT enabled										
bit 2:	WDTE: Watchdog Timer Enable bit										
	1 = WDT enabled										
	0 = WDT disabled										
bit 1-0:	FOSC1:FOSC0: Oscillator Selection bits										
	11 = RC oscillator										
	10 = HS oscillator										
	01 = X I OSCIIIATOR										
Note 1:	Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTE										
	Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.										
2:	All of the CP<1:0> pairs have to be given the same value to enable the code protection scheme listed.										

10.9 <u>Code Protection</u>

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	Microchip	does	not	recommend	code				
	protecting windowed devices.								

10.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. Only the least significant 4 bits of the ID locations are used.

10.11 In-Circuit Serial Programming

The PIC16CE62X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X/9XX Programming Specifications (Literature #DS30228).

A typical in-circuit serial programming connection is shown in Figure 10-20.

FIGURE 10-20: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



11.0 INSTRUCTION SET SUMMARY

Each PIC16CE62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CE62X instruction set summary in Table 11-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 11-1 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the three general formats that the instructions can have.

Note:	То	maintain	upward	compatibility	with					
	future PIC [®] MCU products, do not use the									
	OPTION and TRIS instructions.									

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS



^{13 11 10} OPCODE k (literal)

k = 11-bit immediate value

SWAPF	Swap Nibbles in f		XORLW	Exclusiv	ve OR Li	iteral wit	th W		
Syntax:	[label] SWAPF f,d		Syntax:	[<i>label</i>] XORLW k $0 \le k \le 255$					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		Operands:						
Operation:	$(f<3:0>) \rightarrow (dest<7:4>), (f<7:4>) \rightarrow (dest<3:0>)$		Status Affected:	(W) .XO Z	п.к→(vv)			
Status Affected:	None		Encoding:	11	1010	kkkk	kkkk		
Encoding:	00 1110 dfff	ffff	Description:	The contents of the W register are					
Description:	The upper and lower nibbles register 'f' are exchanged. If	of 'd' is 0,		The result is placed in the W register.					
	the result is placed in W regins 1, the result is placed in re	ster. It 'd' aister 'f'.	Words:	1					
Words:	1	9.0.01	Cycles:	1					
Cycles:	1		Example:	XORLW	0xAF				
Example	SWAPF REG, 0			Before II	nstructio	n			
·	Before Instruction				W =	0xB5			
	REG1 = 0	xA5		After Instruction					
	After Instruction				W =	0x1A			
	REG1 = 0 W = 0	xA5 x5A							

TRIS	Load TRIS Register
Syntax:	[label] TRIS f
Operands:	$5 \le f \le 7$
Operation:	(W) \rightarrow TRIS register f;
Status Affected:	None
Encoding:	00 0000 0110 0fff
Description: Words: Cycles: Example	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them. 1
	To maintain upward compatibility with future PIC [®] MCU products, do not use this instruction.

XORWF	Exclusive OR W with f									
Syntax:	[label]	XORWF	f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	7								
Operation:	(W) .XOF	$R. (f) \to (f)$	dest)							
Status Affected:	Z									
Encoding:	0 0	0110	dff	£	ffff					
Description:	Exclusive (W register the result is 'd' is 1, the ister 'f'.	OR the co with regis s stored ir result is s	ontents ster 'f'. n the V stored	s of t If 'd V reg bac	he ' is 0, gister. If k in reg-					
Words:	1									
Cycles:	1									
Example	XORWF	REG	1							
	Before In:	struction								
		REG W	= =	0x/ 0xE	4F 35					
	After Inst	ruction								
		REG W	= =	0x ⁻ 0xE	1 A 35					

stand-alone mode the PRO MATE II can read, verify or program PIC devices. It can also set code-protect bits in this mode.

12.11 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PIC devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

12.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PIC 8-bit microcontrollers. SIM-ICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

12.13 <u>PICDEM-1 Low-Cost PIC MCU</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

12.14 <u>PICDEM-2 Low-Cost PIC16CXX</u> <u>Demonstration Board</u>

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

12.15 <u>PICDEM-3 Low-Cost PIC16CXXX</u> <u>Demonstration Board</u>

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

12.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

Metallicity (Metallicity) Metallicity (Metallicity) Me		PIC12CXX	PIC14000	PIC16C5X	PIC16C6X	PIC16CXXX	PIC16F62X	X7281519	XX7Oðfolg	PIC16C8X	PIC16F8XX	PIC16C9XX	X4071019	XX7371319	PIC18CXX2	63CXX 52CXX/ 54CXX/	хххзэн	MCRFXXX	MCP2510
Bit Add C 17 Complex Source in the contraction of the control of the co	MPLAB [®] Integrated Development Environment	^	~	~	>	>	>	>	>	>	>	>	>	>	>				
MAME Complex Image Complex Comple	MPLAB [®] C17 Compiler												>	>					
Mediatricity × <t< th=""><th>MPLAB[®] C18 Compiler</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>></th><th></th><th></th><th></th><th></th></t<>	MPLAB [®] C18 Compiler														>				
MPAR8 ¹⁶ -LE V <t< td=""><td>MPASM/MPLINK</td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td></td><td></td></t<>	MPASM/MPLINK	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
PICHARGE /<	MPLAB [®] -ICE	>	>	>	>	>	** ^	>	>	>	>	>	>	>	>				
Closette funder Image: Closete funder Image: Closefunder	PICMASTER/PICMASTER-CE	>	>	>	>	>		>	>	>		>	>	>					
Metal Metal <th< td=""><td>ICEPICTM Low-Cost In-Circuit Emulator</td><td>></td><td></td><td>></td><td>></td><td>></td><td></td><td>></td><td>></td><td>></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	ICEPIC TM Low-Cost In-Circuit Emulator	>		>	>	>		>	>	>		>							
PICSTART® Plus. V	B MPLAB [®] -ICD In-Circuit Debugger				*/*			* >			>								
PRIONATE® IL V <t< td=""><td>PICSTART®Plus Low-Cost Universal Dev. Kit</td><td>></td><td>~</td><td>~</td><td>></td><td>></td><td>**></td><td>`</td><td>></td><td>`</td><td>></td><td>></td><td>></td><td>`</td><td>></td><td></td><td></td><td></td><td></td></t<>	PICSTART®Plus Low-Cost Universal Dev. Kit	>	~	~	>	>	**>	`	>	`	>	>	>	`	>				
Since v <td>PRO MATE[®] II Universal Programmer</td> <td>></td> <td>></td> <td>></td> <td>></td> <td>></td> <td>** ></td> <td>></td> <td></td> <td></td>	PRO MATE [®] II Universal Programmer	>	>	>	>	>	** >	>	>	>	>	>	>	>	>	>	>		
PICDEM-1 ·<	SIMICE	>		>															
PICDEM-3 PICDEM-3 ···· ··· ··· ··· ··· ··· ··· ···· ··· ··· ··· ··· ··· ··· ··· ··· ··· ··· ···· ··· ···	PICDEM-1			>		>		<+ <		>			>						
PICDEM-3 PICDEM-1 ·	PICDEM-2				⁺,			↓							>				
PICDEM-14A <	PICDEM-3											>							
Pictore Defendent	PICDEM-14A		>																
KEELO0® Evaluation Kit Image: Metal and Mit Image: Mit Ima	PICDEM-17													>					
KEELOO Transponder Kit Image: market in the image: ma	KEELoo® Evaluation Kit																~		
Indication Indicat	KEELoo Transponder Kit																~		
125 kHz microID Developer's Kit 125 kHz microID Developer's Kit 1 125 kHz Anticollision microID 1 1 125 kHz Anticollision microID 1 1 13.56 MHz Anticollision microID 1 1 1 13.56 MHz Anticollision microID 1 1 1 1	microlD™ Programmer's Kit																	~	
125 KHz Anticollision microlD 125 KHz Anticollision microlD Developer's Klt 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD Developer's Klt 1	125 kHz microID Developer's Kit																	~	
13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD Developer's Kit MCP2510 CAN Developer's Kit	7 125 kHz Anticollision microlD Developer's Kit																	>	
MCP2510 CAN Developer's Kit	13.56 MHz Anticollision microlD Developer's Kit																	~	
	MCP2510 CAN Developer's Kit																		~

** Contact Microchip Technology Inc. for availability [†] Development tool is available on select devices.

NOTES:





2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





13.2 DC CHARACTERISTICS: F

PIC16LCE62X-04 (Commercial, Industrial)

				Standard Operating Conditions (unless otherwise stated)						
DC CH		STICS	Uperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial and $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial and							
						-4	$0^{\circ}C \leq TA \leq +125^{\circ}C$ for extended			
Param	Sym	Characteristic	Min	Typ†	Max	Units	Conditions			
No.										
D001	Vdd	Supply Voltage	2.5	-	5.5	V	See Figure 13-1 through Figure 13-3			
D002	Vdr	RAM Data Retention Voltage (Note 1)	-	1.5*	-	V	Device in SLEEP mode			
D003	VPOR	VDD start voltage to ensure Power-on Reset	-	Vss	-	V	See section on power-on reset for details			
D004	SVDD	VDD rise rate to ensure Power-on Reset	.05*	-	-	V/ms	See section on power-on reset for details			
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared			
D010	IDD	Supply Current (Note 2)	-	1.2	2.0	mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled,			
							XT osc mode, (Note 4)*			
			_	_	1.1	mA	FOSC = 4 MIHZ, $VDD = 2.5$ V, WDT disabled, XT osc mode (Note 4)			
			_	35	70	μA	Fosc = 32 kHz , VDD = 2.5V, WDT disabled,			
						•	LP osc mode			
D020	IPD	Power Down Current (Note 3)	-	-	2.0	μA	VDD = 2.5V			
			-	-	2.2	μA	VDD = 3.0V*			
			-	-	9.0	μA A	VDD = 5.5V			
D000	ALWET	WDT Ourrent (Note 5)	_	-	10	μΑ				
D022	ΔIWDT	WDT Current (Note 5)	-	6.0	10	μΑ	VDD=4.0V (125°C)			
D022A	ΔIBOR	Brown-out Reset Current	_	75	125	μA μA	$\frac{(123)}{BOD}$ enabled. VDD = 5.0V			
		(Note 5)				P				
D023		Comparator Current for each	-	30	60	μA	VDD = 4.0V			
00224		Comparator (Note 5)		80	125		$V_{DD} = 4.0 V$			
DUZSA		Operating Current	_	80	2	μA mA	$V_{00} = 4.0V$			
		Operating Current	_		1	mA	VCC = 5.5V, SCL = 400 KHz			
		Standby Current	_		30	μA	VCC = 3.0V, EE VDD = VCC			
	ΔIEE	Standby Current	-		100	μΑ	VCC = 3.0V, EE VDD = VCC			
1A	Fosc	LP Oscillator Operating Frequency	0		200	kHz	All temperatures			
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in k Ω .

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

FIGURE 13-6: CLKOUT AND I/O TIMING



Parameter #	Sym	Characteristic	Min	Тур†	Max	Units
10*	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽¹⁾	_	75	200	ns
11*	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽¹⁾	—	75	200	ns
12*	TckR	CLKOUT rise time ⁽¹⁾	—	35	100	ns
13*	TckF	CLKOUT fall time ⁽¹⁾	—	35	100	ns
14*	TckL2ioV	CLKOUT \downarrow to Port out valid ⁽¹⁾	—	_	20	ns
15*	TioV2ckH	Port in valid before CLKOUT ↑ ⁽¹⁾	Tosc +200 ns		-	ns
16*	TckH2iol	Port in hold after CLKOUT \uparrow ⁽¹⁾	0		-	ns
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	50	150	ns
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	100	_	_	ns
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O in setup time)	0	_	_	ns
20*	TioR	Port output rise time	—	10	40	ns
21*	TioF	Port output fall time	—	10	40	ns
22*	Tinp	RB0/INT pin high or low time	25	_		ns
23	Trbp	RB<7:4> change interrupt high or low time	TCY	_	_	ns

TABLE 13-4: CLKOUT AND I/O TIMING REQUIREMEN
--

* These parameters are characterized but not tested

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 13-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



FIGURE 13-8: BROWN-OUT RESET TIMING



TABLE 13-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	2000	_		ns	-40° to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$
32	Tost	Oscillation Start-up Timer Period		1024 Tosc		_	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	$VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$
34	Tioz	I/O hi-impedance from MCLR low			2.0	μs	
35	TBOR	Brown-out Reset Pulse Width	100*	_		μs	$3.7V \leq V\text{DD} \leq 4.3V$

These parameters are characterized but not tested. Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1998-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769768

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.