



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 3.5KB (2K x 14) |
| Program Memory Type | ОТР |
| EEPROM Size | 128 x 8 |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16ce625t-20-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (i.e., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE





All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.3 PCL and PCLATH

The program counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-6 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-6: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

4.3.2 STACK

The PIC16CE62X family has an 8 level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instruction/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

PIC16CE62X

NOTES:















6.2 Device Addressing

After generating a START condition, the processor transmits a control byte consisting of a EEPROM address and a Read/Write bit that indicates what type of operation is to be performed. The EEPROM address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. (Figure 6-3). The bus is monitored for its corresponding EEPROM address all the time. It generates an acknowledge bit if the EEPROM address was true and it is not in a programming mode.

FIGURE 6-3: CONTROL BYTE FORMAT



6.3 Write Operations

BYTE WRITE 6.3.1

Following the start signal from the processor, the device code (4 bits), the don't care bits (3 bits), and the R/W bit, which is a logic low, is placed onto the bus by the processor. This indicates to the EEPROM that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the processor is the word address and will be written into the address pointer of the EEPROM. After receiving another acknowledge signal from the EEPROM, the processor will transmit the data word to be written into the addressed memory location. The EEPROM acknowledges again and the processor generates a stop condition. This initiates the internal write cycle, and during this time, the EEPROM will not generate acknowledge signals (Figure 6-5).

6.3.2 PAGE WRITE

The write control byte, word address and the first data byte are transmitted to the EEPROM in the same way as in a byte write. But instead of generating a stop condition, the processor transmits up to eight data bytes to the EEPROM, which are temporarily stored in the onchip page buffer and will be written into the memory after the processor has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order five bits of the word address remains constant. If the processor should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received, an internal write cycle will begin (Figure 6-6).

6.4 Acknowledge Polling

Since the EEPROM will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the processor, the EEPROM initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the processor sending a start condition followed by the control byte for a write command (R/W = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the processor can then proceed with the next read or write command. See Figure 6-4 for flow diagram.

FIGURE 6-4: ACKNOWLEDGE POLLING FLOW





FIGURE 6-5:

7.3 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (i.e., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.



FIGURE 7-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

PIC16CE62X

8.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs, otherwise the maximum delay of the comparators should be used (Table 13-1).

8.5 <u>Comparator Outputs</u>

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 8-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 8-3: COMPARATOR OUTPUT BLOCK DIAGRAM



8.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

8.7 <u>Comparator Operation During SLEEP</u>

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from SLEEP mode when enabled. While the comparator is powered-up, higher sleep currents than shown in the power down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering sleep. If the device wakes-up from sleep, the contents of the CMCON register are not affected.

8.8 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered-down during the reset interval.

8.9 <u>Analog Input Connection</u> <u>Considerations</u>

A simplified circuit for an analog input is shown in Figure 8-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



FIGURE 8-4: ANALOG INPUT MODEL

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR | Value on All Other Resets |
|---------|---------|----------|-----------|-------|----------|--------|--------|--------|--------|------------------|---------------------------------|
| 1Fh | CMCON | C2OUT | C1OUT | _ | — | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 9Fh | VRCON | VREN | VROE | VRR | — | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |
| 0Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | — | CMIF | _ | — | — | _ | — | — | -0 | -0 |
| 8Ch | PIE1 | — | CMIE | _ | — | — | _ | — | — | -0 | -0 |
| 85h | TRISA | | _ | _ | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |
| Logondi | _ Unimn | lomontor | h rood oo | "0" | llakaowa | | hongod | | | | |

TABLE 8-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: - = Unimplemented, read as "0", x = Unknown, u = unchanged

TABLE 10-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 000h | 0001 1xxx | 0x |
| MCLR reset during normal operation | 000h | 000u uuuu | uu |
| MCLR reset during SLEEP | 000h | 0001 0uuu | uu |
| WDT reset | 000h | 0000 uuuu | uu |
| WDT Wake-up | PC + 1 | uuu0 0uuu | uu |
| Brown-out Reset | 000h | 000x xuuu | u0 |
| Interrupt Wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuul Ouuu | uu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set and the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 10-6: INITIALIZATION CONDITION FOR REGISTERS

| Register | Address | Power-on Reset | MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Reset ⁽¹⁾ | Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out |
|----------|---------|----------------|--|---|
| W | - | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| INDF | 00h | - | - | - |
| TMR0 | 01h | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| PCL | 02h | 0000 0000 | 0000 0000 | PC + 1 ⁽³⁾ |
| STATUS | 03h | 0001 1xxx | 000q quuu ⁽⁴⁾ | uuuq quuu ⁽⁴⁾ |
| FSR | 04h | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| PORTA | 05h | x xxxx | u uuuu | u uuuu |
| PORTB | 06h | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| CMCON | 1Fh | 00 0000 | 000 0000 | uu uuuu |
| PCLATH | 0Ah | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0Bh | 0000 000x | 0000 000u | uuuu uqqq ⁽²⁾ |
| PIR1 | 0Ch | -0 | -0 | -q (2,5) |
| OPTION | 81h | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA | 85h | 1 1111 | 1 1111 | u uuuu |
| TRISB | 86h | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIE1 | 8Ch | -0 | -0 | -u |
| PCON | 8Eh | 0x | uq ^(1,6) | uu |
| EEINTF | 90h | 111 | 111 | 111 |
| VRCON | 9Fh | 000- 0000 | 000- 0000 | uuu- uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 10-5 for reset value for specific condition.

5: If wake-up was due to comparator input changing , then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.

6: If reset was due to brown-out, then PCON bit 0 = 0. All other resets will cause bit 0 = u.

10.5 Interrupts

The PIC16CE62X has 4 sources of interrupt:

- External interrupt RB0/INT
- TMR0 overflow interrupt
- PortB change interrupts (pins RB<7:4>)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which re-enable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of

the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs (Figure 10-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.



FIGURE 10-15: INTERRUPT LOGIC

10.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e. W register and STATUS register). This will have to be implemented in software.

Example 10-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x70 in Bank 0 and it must also be defined at 0xF0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 10-1:

- Stores the W register
- Stores the STATUS register in Bank 0
- Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 10-1: SAVING THE STATUS AND W REGISTERS IN RAM

| MOVWF | W_TEMP | ;copy W to temp register, ;could be in either bank |
|-------|---------------|--|
| SWAPF | STATUS,W | ;swap status to be saved into $\ensuremath{\mathtt{W}}$ |
| BCF | STATUS, RPO | ;change to bank 0 regardless ;of current bank |
| MOVWF | STATUS_TEMP | ;save status to bank 0 ;register |
| : | | |
| : | (ISR) | |
| : | | |
| SWAPF | STATUS_TEMP,W | ;swap STATUS_TEMP register ;into W, sets bank to original ;state |
| MOVWF | STATUS | ;move W into STATUS register |
| SWAPF | W_TEMP,F | ;swap W_TEMP |
| SWAPF | W_TEMP,W | ;swap W_TEMP into W |

10.7 <u>Watchdog Timer (WDT)</u>

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device have been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 10.1).

10.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

10.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

11.1 Instruction Descriptions

| ADDLW | Add Lite | Add Literal and W | | | |
|------------------|---|--|---|-------------------------|--|
| Syntax: | [label] l | ADDLW | k | | |
| Operands: | $0 \le k \le 2$ | 55 | | | |
| Operation: | (W) + k – | → (W) | | | |
| Status Affected: | C, DC, Z | | | | |
| Encoding: | 11 | 111x | kkkk | kkkk | |
| Description: | The conte added to the result is pl | nts of the he eight b aced in th | W register it literal 'k' ie W regist | r are and the er. | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | ADDLW | 0x15 | | | |
| | Before In After Inst | struction W = ruction | 0x10 | | |
| | | vv = | UX25 | | |

| ANDLW | AND Lite | eral with | w | |
|------------------|---|--|--|-------------------------|
| Syntax: | [label] A | ANDLW | k | |
| Operands: | $0 \le k \le 2\xi$ | 55 | | |
| Operation: | (W) .AND |). (k) \rightarrow (| (W) | |
| Status Affected: | Z | | | |
| Encoding: | 11 | 1001 | kkkk | kkkk |
| Description: | The conter AND'ed wi result is pl | nts of W r th the eig aced in th | egister are ht bit literal ne W regist | e I 'k'. The ter. |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | ANDLW | 0x5F | | |
| | Before In After Inst | struction W = ruction W = | 0xA3 0x03 | |

| ADDWF | Add W and f | | | |
|------------------|---|--|--|--|
| Syntax: | [label] ADDWF f,d | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | |
| Operation: | $(W) + (f) \to (dest)$ | | | |
| Status Affected: | C, DC, Z | | | |
| Encoding: | 00 0111 dfff ffff | | | |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | ADDWF FSR, 0 | | | |
| | Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0xD9 FSR = 0xC2 | | | |

| ANDWF | AND W with f |
|------------------|---|
| Syntax: | [label] ANDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) .AND. (f) \rightarrow (dest) |
| Status Affected: | Z |
| Encoding: | 00 0101 dfff ffff |
| Description: | AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| Example | ANDWF FSR, 1 |
| | Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02 |

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

| Metallicity (Metallicity) Metallicity (Metallicity) Me | | PIC12CXXX | PIC14000 | PIC16C5X | PIC16C6X | PIC16CXXX | PIC16F62X | X7281519 | XX7Oðfolg | PIC16C8X | PIC16F8XX | PIC16C9XX | X4071019 | XX7371319 | PIC18CXX2 | 83CXX 52CXX/ 54CXX/ | хххээн | MCRFXXX | MCP2510 |
|---|--|-----------|----------|----------|----------|-----------|-----------|----------|-----------|----------|-----------|-----------|----------|-----------|-----------|---------------------------|--------|---------|---------|
| Bit Add C 17 Complex Source in the contraction of the control of the co | MPLAB [®] Integrated Development Environment | ~ | ~ | > | > | > | > | > | > | > | > | > | > | > | > | | | | |
| MAME Complex Image Complex Comple | MPLAB [®] C17 Compiler | | | | | | | | | | | | > | > | | | | | |
| Mediatricity × <t< th=""><th>MPLAB[®] C18 Compiler</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>></th><th></th><th></th><th></th><th></th></t<> | MPLAB [®] C18 Compiler | | | | | | | | | | | | | | > | | | | |
| MPAR8 ¹⁶ -LE V <t< td=""><td>MPASM/MPLINK</td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td></td><td></td></t<> | MPASM/MPLINK | > | > | > | > | > | > | > | > | > | > | > | > | > | > | > | > | | |
| PICHARGE /< | 2 MPLAB [®] -ICE | ~ | > | > | > | > | ** ^ | > | > | > | > | > | > | > | > | | | | |
| Closette funder Image: Closete funder Image: Closefunder | PICMASTER/PICMASTER-CE | ~ | > | > | > | > | | > | > | > | | > | > | > | | | | | |
| MetaBolic Statisticati Not Statist | ICEPIC™ Low-Cost In-Circuit Emulator | ~ | | ~ | > | > | | > | > | > | | ` | | | | | | | |
| PICSTART® Plus. V | 999 MPLAB [®] -ICD In-Circuit Debugger | | | | *> | | | * > | | | > | | | | | | | | |
| PRIONATE® IL V <t< td=""><td>PICSTART®Plus Low-Cost Universal Dev. Kit</td><td>></td><td>~</td><td>~</td><td>`</td><td>></td><td>**></td><td>`</td><td>></td><td>`</td><td>></td><td>></td><td>></td><td>`</td><td>></td><td></td><td></td><td></td><td></td></t<> | PICSTART®Plus Low-Cost Universal Dev. Kit | > | ~ | ~ | ` | > | **> | ` | > | ` | > | > | > | ` | > | | | | |
| Since v <td>BRO MATE® II Universal Programmer</td> <td>></td> <td>></td> <td>></td> <td>></td> <td>></td> <td>** ></td> <td>></td> <td></td> <td></td> | BRO MATE® II Universal Programmer | > | > | > | > | > | ** > | > | > | > | > | > | > | > | > | > | > | | |
| PICDEM-1 ·< | SIMICE | ~ | | > | | | | | | | | | | | | | | | |
| PICDEM-2 ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ····· ····· ····· <th< td=""><td>PICDEM-1</td><td></td><td></td><td>></td><td></td><td>></td><td></td><td><+ <</td><td></td><td>></td><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td></th<> | PICDEM-1 | | | > | | > | | <+ < | | > | | | > | | | | | | |
| PICDEM-3 PICDEM-1 · | PICDEM-2 | | | | +∽ | | | ↓ | | | | | | | > | | | | |
| PICDEM:14 (| PICDEM-3 | | | | | | | | | | | > | | | | | | | |
| Pictore Defendent Electore Evaluation Kit V | PICDEM-14A | | > | | | | | | | | | | | | | | | | |
| KEELO0® Evaluation Kit Image: market in the image: ma | PICDEM-17 | | | | | | | | | | | | | ~ | | | | | |
| KEELOO Transponder Kit Image: market in the image: ma | KEELoo® Evaluation Kit | | | | | | | | | | | | | | | | ~ | | |
| IndecolD1 ^{rm} Programmer's Kit Indecol | KEELoo Transponder Kit | | | | | | | | | | | | | | | | ~ | | |
| 125 kHz microID Developer's Kit 125 kHz microID Developer's Kit 1 125 kHz Anticollision microID 1 1 125 kHz Anticollision microID 1 1 13.56 MHz Anticollision microID 1 1 1 13.56 MHz Anticollision microID 1 1 1 1 | microlD™ Programmer's Kit | | | | | | | | | | | | | | | | | ~ | |
| 125 KHz Anticollision microlD 125 KHz Anticollision microlD Developer's Klt 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD Developer's Klt 1 | 125 kHz microID Developer's Kit | | | | | | | | | | | | | | | | | ~ | |
| 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD Developer's Kit MCP2510 CAN Developer's Kit | 7 125 kHz Anticollision microlD Developer's Kit | | | | | | | | | | | | | | | | | > | |
| MCP2510 CAN Developer's Kit | 13.56 MHz Anticollision microID Developer's Kit | | | | | | | | | | | | | | | | | ~ | |
| | MCP2510 CAN Developer's Kit | | | | | | | | | | | | | | | | | | ` |

** Contact Microchip Technology Inc. for availability [†] Development tool is available on select devices.

13.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings †

| Ambient Temperature under bias | 40° to +125°C |
|--|------------------------------------|
| Storage Temperature | 65° to +150°C |
| Voltage on any pin with respect to Vss (except VDD and MCLR) | 0.6V to VDD +0.6V |
| Voltage on VDD with respect to Vss | 0 to +7.0V |
| Voltage on RA4 with respect to Vss | 8.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0 to +14V |
| Voltage on RA4 with respect to Vss | 8.5V |
| Total power Dissipation (Note 1) | 1.0W |
| Maximum Current out of Vss pin | |
| Maximum Current into Vod pin | 250 mA |
| Input Clamp Current, Iк (Vi <0 or Vi> VDD) | ±20 mA |
| Output Clamp Current, Iок (Vo <0 or Vo>VDD) | ±20 mA |
| Maximum Output Current sunk by any I/O pin | 25 mA |
| Maximum Output Current sourced by any I/O pin | 25 mA |
| Maximum Current sunk by PORTA and PORTB | 200 mA |
| Maximum Current sourced by PORTA and PORTB | 200 mA |
| Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VD | D-VOH) x IOH} + \sum (VOI x IOL) |

2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100³/₄ should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC16CE62X



13.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

| Т | | | |
|---------|---|-----|--------------|
| F | Frequency | Т | Time |
| Lowerca | ase subscripts (pp) and their meanings: | | |
| рр | | | |
| ck | CLKOUT | OSC | OSC1 |
| io | I/O port | t0 | TOCKI |
| mc | MCLR | | |
| Upperca | ase letters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (Hi-impedance) | V | Valid |
| L | Low | Z | Hi-Impedance |

FIGURE 13-4: LOAD CONDITIONS



14.1 Package Marking Information

18-Lead PDIP



20-Lead SSOP



Example



Example



Example



Example



| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
|--------|---|--|
| Note: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. | |

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820