



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	128 x 8
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lce624-04i-so">https://www.e-xfl.com/product-detail/microchip-technology/pic16lce624-04i-so</a>

# PIC16CE62X

---

NOTES:

# PIC16CE62X

## 3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


## 3.2 Instruction Flow/Pipelining

An “Instruction Cycle” consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (i.e., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the “Instruction Register (IR)” in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW




## 4.0 MEMORY ORGANIZATION


### 4.1 Program Memory Organization

The PIC16CE62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16CE623, 1K x 14 (0000h - 03FFh) for the PIC16CE624 and 2K x 14 (0000h - 07FFh) for the PIC16CE625 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16CE623) or 1K x 14 space (PIC16CE624) or 2K x 14 space (PIC16CE625). The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).


**FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE623**



**FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE624**



**FIGURE 4-3: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE625**



# PIC16CE62X

## 4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

**Note:** To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1).

### REGISTER 4-2: OPTION REGISTER (ADDRESS 81H)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit7							bit0

R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as '0'  
-n = Value at POR reset  
-x = Unknown at POR reset

bit 7: **RBPU**: PORTB Pull-up Enable bit  
1 = PORTB pull-ups are disabled  
0 = PORTB pull-ups are enabled by individual port latch values

bit 6: **INTEDG**: Interrupt Edge Select bit  
1 = Interrupt on rising edge of RB0/INT pin  
0 = Interrupt on falling edge of RB0/INT pin

bit 5: **T0CS**: TMR0 Clock Source Select bit  
1 = Transition on RA4/T0CKI pin  
0 = Internal instruction cycle clock (CLKOUT)

bit 4: **T0SE**: TMR0 Source Edge Select bit  
1 = Increment on high-to-low transition on RA4/T0CKI pin  
0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3: **PSA**: Prescaler Assignment bit  
1 = Prescaler is assigned to the WDT  
0 = Prescaler is assigned to the Timer0 module

bit 2-0: **PS<2:0>**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

# PIC16CE62X

---

NOTES:

## 5.0 I/O PORTS

The PIC16CE62X parts have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

## 5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (Comparator Control Register) register and the VRCON (Voltage Reference Control Register) register. When selected as a comparator input, these pins will read as '0's.

**FIGURE 5-1: BLOCK DIAGRAM OF RA<1:0> PINS**



**Note:** On reset, the TRISA register is set to all inputs. The digital inputs are disabled and the comparator inputs are forced to ground to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.


The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

### EXAMPLE 5-1: INITIALIZING PORTA

```
CLRF   PORTA           ;Initialize PORTA by setting
                        ;output data latches
MOVLW  0X07            ;Turn comparators off and
MOVWF  CMCON            ;enable pins for I/O
                        ;functions
BSF    STATUS, RP0     ;Select Bank1
MOVLW  0x1F            ;Value used to initialize
                        ;data direction
MOVWF  TRISA           ;Set RA<4:0> as inputs
                        ;TRISA<7:5> are always
                        ;read as '0'.
```

**FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN**



## EXAMPLE 9-1: VOLTAGE REFERENCE CONFIGURATION

```

MOVLW    0x02        ; 4 Inputs Muxed
MOVWF    CMCON        ; to 2 comps.
BSF      STATUS,RP0   ; go to Bank 1
MOVLW    0x07        ; RA3-RA0 are
MOVWF    TRISA        ; outputs
MOVLW    0xA6        ; enable VREF
MOVWF    VRCON        ; low range
                        ; set VR<3:0>=6

BCF      STATUS,RP0   ; go to Bank 0
CALL     DELAY10      ; 10µs delay
    
```

### 9.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 9-1) keep VREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The absolute accuracy of the Voltage Reference can be found in Table 13-2.

### 9.3 Operation During Sleep

When the device wakes up from sleep through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference should be disabled.

### 9.4 Effects of a Reset


A device reset disables the Voltage Reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

### 9.5 Connection Considerations

The Voltage Reference Module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference output for external connections to VREF. Figure 9-2 shows an example buffering technique.

**FIGURE 9-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE**



**TABLE 9-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR / BOD	Value On All Other Resets
9Fh	VRCON	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C1OUT	—	—	CIS	CM2	CM1	CM0	00-- 0000	00-- 0000
85h	TRISA	—	—	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	---1 1111	---1 1111

Legend: - = Unimplemented, read as "0"



## 10.3 Reset

The PIC16CE62X differentiates between various kinds of reset:

- Power-on reset (POR)
- $\overline{\text{MCLR}}$  reset during normal operation
- $\overline{\text{MCLR}}$  reset during SLEEP
- WDT reset (normal operation)
- WDT wake-up (SLEEP)
- Brown-out Reset (BOD)


Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset

state" on Power-on reset,  $\overline{\text{MCLR}}$  reset, WDT reset and  $\overline{\text{MCLR}}$  reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation.  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different reset situations as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.


A simplified block diagram of the on-chip reset circuit is shown in Figure 10-6.

The  $\overline{\text{MCLR}}$  reset path has a noise filter to detect and ignore small pulses. See Table 13-5 for pulse width specification.


**FIGURE 10-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT**




**FIGURE 10-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW V<sub>DD</sub> POWER-UP)**




**FIGURE 10-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1**



**FIGURE 10-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2**



**FIGURE 10-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3**



# PIC16CE62X

TABLE 11-2: PIC16CE62X INSTRUCTION SET

Mnemonic, Operands	Description	Cycles	14-Bit Opcode				Status Affected	Notes	
			MSb		LSb				
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	1fff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDI	-	Clear Watchdog Timer	1	00	0000	0110	0100	$\overline{TO}, \overline{PD}$	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	$\overline{TO}, \overline{PD}$	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

**Note 1:** When an I/O register is modified as a function of itself ( e.g., `MOVF PORTB, 1`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

GOTO		Unconditional Branch							
Syntax:	[ <i>label</i> ] GOTO k								
Operands:	$0 \leq k \leq 2047$								
Operation:	$k \rightarrow PC<10:0>$ $PCLATH<4:3> \rightarrow PC<12:11>$								
Status Affected:	None								
Encoding:	<table><tr><td>10</td><td>1kkk</td><td>kkkk</td><td>kkkk</td></tr></table>					10	1kkk	kkkk	kkkk
10	1kkk	kkkk	kkkk						
Description:	<p>GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits &lt;10:0&gt;. The upper bits of PC are loaded from PCLATH&lt;4:3&gt;.</p> <p>GOTO is a two-cycle instruction.</p>								
Words:	1								
Cycles:	2								
Example	<pre>          GOTO THERE            After Instruction               PC = Address THERE</pre>								

INCFSZ		Increment f, Skip if 0		
Syntax:	[ <i>label</i> ] INCFSZ f,d			
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$			
Operation:	$(f) + 1 \rightarrow (\text{dest})$ , skip if result = 0			
Status Affected:	None			
Encoding:	00	1111	dfff	ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example	HERE	INCFSZ	CNT, 1	

Before Instruction  
 PC = address HERE  
 After Instruction  
 CNT = CNT + 1  
 if CNT= 0,  
 PC = address CONTINUE  
 if CNT≠ 0,  
 PC = address HERE +1

INCF		Increment f								
Syntax:	[ <i>label</i> ] INCF f,d									
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$									
Operation:	$(f) + 1 \rightarrow (\text{dest})$									
Status Affected:	Z									
Encoding:	<table><tr><td>00</td><td>1010</td><td>dfff</td><td>ffff</td></tr></table>						00	1010	dfff	ffff
00	1010	dfff	ffff							
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.									
Words:	1									
Cycles:	1									
Example	INCF CNT, 1									
	Before Instruction									
	CNT		=	0xFF						
	Z		=	0						
	After Instruction									
	CNT		=	0x00						
	Z		=	1						

IORLW		Inclusive OR Literal with W						
Syntax:	[ <i>label</i> ] IORLW k							
Operands:	$0 \leq k \leq 255$							
Operation:	(W) .OR. k $\rightarrow$ (W)							
Status Affected:	Z							
Encoding:	<table border="1"><tr><td>11</td><td>1000</td><td>kkkk</td><td>kkkk</td></tr></table>				11	1000	kkkk	kkkk
11	1000	kkkk	kkkk					
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.							
Words:	1							
Cycles:	1							
Example	IORLW 0x35							
	Before Instruction							
	W = 0x9A							
	After Instruction							
	W = 0xBF							
	Z = 1							

SWAPF		Swap Nibbles in f						
Syntax:	[ <i>label</i> ] SWAPF f,d							
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$							
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$							
Status Affected:	None							
Encoding:	<table><tr><td>00</td><td>1110</td><td>dfff</td><td>ffff</td></tr></table>				00	1110	dfff	ffff
00	1110	dfff	ffff					
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.							
Words:	1							
Cycles:	1							
Example	SWAPF REG, 0							
Before Instruction								
REG1 = 0xA5								
After Instruction								
REG1 = 0xA5								
W = 0x5A								

TRIS		Load TRIS Register								
Syntax:	[ <i>label</i> ] TRIS f									
Operands:	$5 \leq f \leq 7$									
Operation:	(W) → TRIS register f;									
Status Affected:	None									
Encoding:	<table><tr><td>00</td><td>0000</td><td>0110</td><td>0fff</td></tr></table>						00	0000	0110	0fff
00	0000	0110	0fff							
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.									
Words:	1									
Cycles:	1									
Example										
<table><tr><td><b>To maintain upward compatibility with future PIC® MCU products, do not use this instruction.</b></td></tr></table>							<b>To maintain upward compatibility with future PIC® MCU products, do not use this instruction.</b>			
<b>To maintain upward compatibility with future PIC® MCU products, do not use this instruction.</b>										

XORLW		Exclusive OR Literal with W							
Syntax:	[ <i>label</i> ] XORLW k								
Operands:	0 ≤ k ≤ 255								
Operation:	(W) .XOR. k → (W)								
Status Affected:	Z								
Encoding:	<table border="1"><tr><td>11</td><td>1010</td><td>kkkk</td><td>kkkk</td></tr></table>					11	1010	kkkk	kkkk
11	1010	kkkk	kkkk						
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.								
Words:	1								
Cycles:	1								
Example:	XORLW 0xAF								
	Before Instruction								
	W = 0xB5								
	After Instruction								
	W = 0x1A								

XORWF	Exclusive OR W with f												
Syntax:	[ <i>label</i> ] XORWF f,d												
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$												
Operation:	(W) .XOR. (f) $\rightarrow$ (dest)												
Status Affected:	Z												
Encoding:	<table border="1"><tr><td>00</td><td>0110</td><td>dfff</td><td>ffff</td></tr></table>	00	0110	dfff	ffff								
00	0110	dfff	ffff										
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.												
Words:	1												
Cycles:	1												
Example	<pre>XORWF    REG    1</pre> <p>Before Instruction</p> <table><tr><td>REG</td><td>=</td><td>0xAF</td></tr><tr><td>W</td><td>=</td><td>0xB5</td></tr></table> <p>After Instruction</p> <table><tr><td>REG</td><td>=</td><td>0x1A</td></tr><tr><td>W</td><td>=</td><td>0xB5</td></tr></table>	REG	=	0xAF	W	=	0xB5	REG	=	0x1A	W	=	0xB5
REG	=	0xAF											
W	=	0xB5											
REG	=	0x1A											
W	=	0xB5											

stand-alone mode the PRO MATE II can read, verify or program PIC devices. It can also set code-protect bits in this mode.

## **PICSTART Plus Entry Level Development System**

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PIC devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

## **SIMICE Entry-Level Hardware Simulator**

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PIC 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

## **PICDEM-1 Low-Cost PIC MCU Demonstration Board**

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

## **PICDEM-2 Low-Cost PIC16CXX Demonstration Board**

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

## **PICDEM-3 Low-Cost PIC16CXXX Demonstration Board**

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

## **PICDEM-17**

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug

# PIC16CE62X

## 13.3 DC CHARACTERISTICS:

**PIC16CE62X-04 (Commercial, Industrial, Extended)**  
**PIC16CE62X-20 (Commercial, Industrial, Extended)**  
**PIC16LCE62X (Commercial, Industrial)**

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)				
			Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended				
			Operating voltage $\text{VDD}$ range as described in DC spec Table 13-1				
Parm No.	Sym	Characteristic	Min	Typ†	Max	Unit	Conditions
D030	VIL	<b>Input Low Voltage</b> I/O ports with TTL buffer	VSS	–	0.8V 0.15VDD	V	VDD = 4.5V to 5.5V, Otherwise
D031		with Schmitt Trigger input	VSS	–	0.2VDD	V	
D032		MCLR, RA4/T0CKI, OSC1 (in RC mode)	VSS	–	0.2VDD	V	Note1
D033		OSC1 (in XT and HS) OSC1 (in LP)	VSS VSS	– –	0.3VDD 0.6VDD - 1.0	V V	
D040	VIH	<b>Input High Voltage</b> I/O ports with TTL buffer	2.0V .25VDD + 0.8V	–	VDD VDD	V	VDD = 4.5V to 5.5V, Otherwise
D041		with Schmitt Trigger input	0.8VDD	–	VDD	V	
D042		MCLR RA4/T0CKI	0.8VDD	–	VDD	V	
D043		OSC1 (XT, HS and LP)	0.7VDD	–	VDD	V	
D043A		OSC1 (in RC mode)	0.9VDD	–			Note1
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS
D060	IIL	<b>Input Leakage Current</b> (Notes 2, 3) I/O ports (Except PORTA)	–	–	±1.0	μA	VSS ≤ VPIN ≤ VDD, pin at hi-impedance
D061		PORTA	–	–	±0.5	μA	VSS ≤ VPIN ≤ VDD, pin at hi-impedance
D063		RA4/T0CKI	–	–	±1.0	μA	VSS ≤ VPIN ≤ VDD
D063		OSC1, MCLR	–	–	±5.0	μA	VSS ≤ VPIN ≤ VDD, XT, HS and LP osc configuration
D080	VOL	<b>Output Low Voltage</b> I/O ports	–	–	0.6	V	IOL=8.5 mA, VDD=4.5V, $-40^{\circ}$ to $+85^{\circ}\text{C}$
D083		OSC2/CLKOUT (RC only)	–	–	0.6	V	IOL=7.0 mA, VDD=4.5V, $+125^{\circ}\text{C}$
D080			–	–	0.6	V	IOL=1.6 mA, VDD=4.5V, $-40^{\circ}$ to $+85^{\circ}\text{C}$
D083			–	–	0.6	V	IOL=1.2 mA, VDD=4.5V, $+125^{\circ}\text{C}$
D090	VOH	<b>Output High Voltage</b> (Note 3) I/O ports (Except RA4)	VDD-0.7	–	–	V	IOH=-3.0 mA, VDD=4.5V, $-40^{\circ}$ to $+85^{\circ}\text{C}$
D092			VDD-0.7	–	–	V	IOH=-2.5 mA, VDD=4.5V, $+125^{\circ}\text{C}$
D092		OSC2/CLKOUT (RC only)	VDD-0.7	–	–	V	IOH=-1.3 mA, VDD=4.5V, $-40^{\circ}$ to $+85^{\circ}\text{C}$
D092			VDD-0.7	–	–	V	IOH=-1.0 mA, VDD=4.5V, $+125^{\circ}\text{C}$
*D150	VOD	<b>Open-Drain High Voltage</b>			8.5	V	RA4 pin
D100	COSC2	<b>Capacitive Loading Specs on Output Pins</b> OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.
D101	Cio	All I/O pins/OSC2 (in RC mode)			50	pF	

\* These parameters are characterized but not tested.


† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16CE62X be driven with external clock in RC mode.


**2:** The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as coming out of the pin.

**FIGURE 13-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING**



**FIGURE 13-8: BROWN-OUT RESET TIMING**



**TABLE 13-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS**

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	Tmcl	MCLR Pulse Width (low)	2000	—	—	ns	-40° to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5.0V, -40° to +85°C
32	Tost	Oscillation Start-up Timer Period	—	1024 TOSC	—	—	TOSC = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5.0V, -40° to +85°C
34	Tioz	I/O hi-impedance from MCLR low	—	—	2.0	μs	
35	TBOR	Brown-out Reset Pulse Width	100*	—	—	μs	3.7V ≤ VDD ≤ 4.3V

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



## 13.6 EEPROM Timing

FIGURE 13-10: BUS TIMING DATA




TABLE 13-7: AC CHARACTERISTICS

Parameter	Symbol	STANDARD MODE		V <sub>CC</sub> = 4.5 - 5.5V FAST MODE		Units	Remarks
		Min.	Max.	Min.	Max.		
Clock frequency	FCLK	—	100	—	400	kHz	
Clock high time	T <sub>HIGH</sub>	4000	—	600	—	ns	
Clock low time	T <sub>LOW</sub>	4700	—	1300	—	ns	
SDA and SCL rise time	T <sub>R</sub>	—	1000	—	300	ns	(Note 1)
SDA and SCL fall time	T <sub>F</sub>	—	300	—	300	ns	(Note 1)
START condition hold time	T <sub>HD:STA</sub>	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	T <sub>SU:STA</sub>	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	T <sub>HD:DAT</sub>	0	—	0	—	ns	(Note 2)
Data input setup time	T <sub>SU:DAT</sub>	250	—	100	—	ns	
STOP condition setup time	T <sub>SU:STO</sub>	4000	—	600	—	ns	
Output valid from clock	T <sub>AAT</sub>	—	3500	—	900	ns	(Note 2)
Bus free time	T <sub>BUF</sub>	4700	—	1300	—	ns	Time the bus must be free before a new transmission can start
Output fall time from V <sub>IH</sub> minimum to V <sub>IL</sub> maximum	T <sub>OF</sub>	—	250	20 + 0.1 CB	250	ns	(Note 1), CB ≤ 100 pF
Input filter spike suppression (SDA and SCL pins)	T <sub>SP</sub>	—	50	—	50	ns	(Note 3)
Write cycle time	T <sub>WR</sub>	—	10	—	10	ms	Byte or Page mode
Endurance	—	10M 1M	—	10M 1M	—	cycles	25°C, V <sub>CC</sub> = 5.0V, Block Mode (Note 4)

**Note 1:** Not 100% tested. CB = total capacitance of one bus line in pF.


**Note 2:** As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

**Note 3:** The combined T<sub>SP</sub> and V<sub>HYS</sub> specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.


**Note 4:** This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our website.

## 14.1 Package Marking Information


### 18-Lead PDIP




### Example




### 18-Lead SOIC (.300")




### Example




### 18-Lead Cerdip Windowed




### Example



### 20-Lead SSOP



### Example



<b>Legend:</b>	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## INDEX

### A

ADDLW Instruction .....	67
ADDWF Instruction .....	67
ANDLW Instruction .....	67
ANDWF Instruction .....	67
Architectural Overview .....	7
Assembler	
MPASM Assembler .....	77

### B

BCF Instruction .....	68
Block Diagram	
TIMER0 .....	35
TMR0/WDT PRESCALER .....	38
Brown-Out Detect (BOD) .....	54
BSF Instruction .....	68
BTFSC Instruction .....	68
BTFSS Instruction .....	69

### C

CALL Instruction .....	69
Clocking Scheme/Instruction Cycle .....	10
CLRF Instruction .....	69
CLRW Instruction .....	69
CLRWDI Instruction .....	70
CMCON Register .....	41
Code Protection .....	64
COMF Instruction .....	70
Comparator Configuration .....	42
Comparator Interrupts .....	45
Comparator Module .....	41
Comparator Operation .....	43
Comparator Reference .....	43
Configuration Bits .....	50
Configuring the Voltage Reference .....	47
Crystal Operation .....	51

### D

Data Memory Organization .....	12
DECf Instruction .....	70
DECFSZ Instruction .....	70
Development Support .....	77

### E

EEPROM Peripheral Operation .....	29
Errata .....	2
External Crystal Oscillator Circuit .....	52

### G

General purpose Register File .....	12
GOTO Instruction .....	71

### I

I/O Ports .....	23
I/O Programming Considerations .....	28
ID Locations .....	64
INCF Instruction .....	71
INCFSSZ Instruction .....	71
In-Circuit Serial Programming .....	64
Indirect Addressing, INDF and FSR Registers .....	21
Instruction Flow/Pipelining .....	10
Instruction Set	
ADDLW .....	67
ADDWF .....	67
ANDLW .....	67
ANDWF .....	67
BCF .....	68
BSF .....	68

BTFSC .....	68
BTFSS .....	69
CALL .....	69
CLRF .....	69
CLRW .....	69
CLRWDI .....	70
COMF .....	70
DECf .....	70
DECFSZ .....	70
GOTO .....	71
INCF .....	71
INCFSSZ .....	71
IORLW .....	71
IORWF .....	72
MOVF .....	72
MOVLW .....	72
MOVWF .....	72
NOP .....	73
OPTION .....	73
RETFIE .....	73
RETLW .....	73
RETURN .....	74
RLF .....	74
RRF .....	74
SLEEP .....	74
SUBLW .....	75
SUBWF .....	75
SWAPF .....	76
TRIS .....	76
XORLW .....	76
XORWF .....	76

Instruction Set Summary .....	65
INT Interrupt .....	60
INTCON Register .....	17
Interrupts .....	59
IORLW Instruction .....	71
IORWF Instruction .....	72

### K

KeeLoq® Evaluation and Programming Tools .....	80
--	----

### M

MOVF Instruction .....	72
MOVLW Instruction .....	72
MOVWF Instruction .....	72
MPLAB Integrated Development Environment Software .....	77

### N

NOP Instruction .....	73
-----------------------	----

### O

One-Time-Programmable (OTP) Devices .....	5
OPTION Instruction .....	73
OPTION Register .....	16
Oscillator Configurations .....	51
Oscillator Start-up Timer (OST) .....	54

### P

Package Marking Information .....	101
Packaging Information .....	97
PCL and PCLATH .....	20
PCON Register .....	19
PICDEM-1 Low-Cost PIC MCU Demo Board .....	79
PICDEM-2 Low-Cost PIC16CXX Demo Board .....	79
PICDEM-3 Low-Cost PIC16CXXX Demo Board .....	79
PICSTART® Plus Entry Level Development System .....	79
PIE1 Register .....	18
Pinout Description .....	9
PIR1 Register .....	18

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at [www.microchip.com](http://www.microchip.com). This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [www.microchip.com](http://www.microchip.com). Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at: <http://microchip.com/support>**

# PIC16CE62X

---

NOTES: