



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

D.A.U.	
Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	128 x 8
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lce624t-04-ss

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CE62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CE62X uses a Harvard architecture in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single-cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM) and non-volatile memory (EEPROM) for each PIC16CE62X device.

Device	Program Memory	RAM Data Memory	EEPROM Data Memory
PIC16CE623	512x14	96x8	128x8
PIC16CE624	1Kx14	96x8	128x8
PIC16CE625	2Kx14	128x8	128x8

The PIC16CE62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CE62X family has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CE62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16CE62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bit for the comparator interrupt.

REGISTER 4-4: PIE1 REGISTER (ADDRESS 8CH)

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	CMIE	_	_	_	_	_	_
bit7							bit0

R = Readable bit

W = Writable bit
U = Unimplement

J = Unimplemented bit, read as '0'

-x = Unknown at POR reset

-n = Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: CMIE: Comparator Interrupt Enable bit

1 = Enables the Comparator interrupt0 = Disables the Comparator interrupt

bit 5-0: Unimplemented: Read as '0'

4.2.2.5 PIR1 REGISTER

This register contains the individual flag bit for the comparator interrupt.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0CH)



R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR reset -x = Unknown at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: CMIF: Comparator Interrupt Flag bit

1 = Comparator input has changed

0 = Comparator input has not changed

bit 5-0: Unimplemented: Read as '0'

NOTES:

FIGURE 5-3: BLOCK DIAGRAM OF RA3 PIN




FIGURE 5-4: BLOCK DIAGRAM OF RA4 PIN





FIGURE 6-6: PAGE WRITE



6.5 Read Operation

Read operations are initiated in the same way as write operations with the exception that the R/\overline{W} bit of the EEPROM address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

6.6 <u>Current Address Read</u>

The EEPROM contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n+1. Upon receipt of the EEPROM address with R/\overline{W} bit set to one, the EEPROM issues an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer, but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-7).

6.7 Random Read

Random read operations allow the processor to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the EEPROM as part of a write operation. After the word address is sent, the processor generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the processor issues the control byte again, but with the R/\overline{W} bit set to a one. The EEPROM will then issue an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer, but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-8).

6.8 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the EEPROM transmits the first data byte, the processor issues an acknowledge as opposed to a stop condition in a random read. This directs the EEPROM to transmit the next sequentially addressed 8-bit word (Figure 6-9).

To provide sequential reads, the EEPROM contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

6.9 Noise Protection

The EEPROM employs a Vcc threshold detector circuit, which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits, which suppress noise spikes to assure proper device operation even on a noisy bus.

8.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The on-chip voltage reference (Section 9.0) can also be an input to the comparators.

The CMCON register, shown in Register 8-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 8-1.

REGISTER 8-1: CMCON REGISTER (ADDRESS 1Fh)

R-0	R-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
C2OUT	C10UT	_	_	CIS	CM2	CM1	CM0	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
oit 7:	C2OUT : Co 1 = C2 VIN+ 0 = C2 VIN+	> C2 V	IN-	ut				
oit 6:	C10UT : Co 1 = C1 VIN+ 0 = C1 VIN+	> C1 V	IN-	ut				
bit 5-4:	Unimpleme	nted: F	Read as	'0'				
bit 3:	CIS: Compa When CM 1 = C1 VIN- 0 = C1 VIN- When CM 1 = C1 VIN- C2 VIN- C2 VIN- C2 VIN- C2 VIN-	2:0>: = 0 connect connect 2:0> = 0 connect connect	DO1: ots to RA ots to RA 10: ots to RA ots to RA ots to RA ots to RA	A3 A0 A3 A2 A0				
bit 2-0:	CM<2:0> : 0 Figure 8-1.	ompara	itor mod	е				

TABLE 8-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1		CMIF	_	_	_		_	_	-0	-0
8Ch	PIE1		CMIE	_	_	_		_	_	-0	-0
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: - = Unimplemented, read as "0", x = Unknown, u = unchanged

9.0 VOLTAGE REFERENCE MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 9-1. The block diagram is given in Figure 9-1.

9.1 Configuring the Voltage Reference

The Voltage Reference can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 1: VREF = (VR<3:0>/24) x VDD


if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 13-1). Example 9-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

REGISTER 9-1: VRCON REGISTER (ADDRESS 9Fh)

<u>- </u>	11 3-1. V	HOON H	Laisi	LII (ADD	11233 31	· · <i>i</i>			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
VREN	VROE	Vrr	_	V _{R3}	VR2	V _{R1}	V _{R0}	R = Readable bit	
bit7			•				bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset	
bit 7: VREN: VREF Enable 1 = VREF circuit powered on 0 = VREF circuit powered down, no IDD drain									
bit 6: VROE: VREF Output Enable 1 = VREF is output on RA2 pin 0 = VREF is disconnected from RA2 pin									
bit 5: VRR: VREF Range selection 1 = Low Range 0 = High Range									
bit 4:	Unimplem	ented: Re	ad as 'C)'					
bit 3-0:		/REF value VRR = 1: V VRR = 0: V	REF = (\	/R<3:0>/ 2	4) * VDD	32) * Vdd			

FIGURE 9-1: VOLTAGE REFERENCE BLOCK DIAGRAM



10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h – 3FFFh), which can be accessed only during programming.

REGISTER 10-1: CONFIGURATION WORD




FIGURE 10-17: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 10-18: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	_	BOREN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: -= Unimplemented location, read as "0", + = Reserved for future use

Note: Shaded cells are not used by the Watchdog Timer.

11.0 INSTRUCTION SET SUMMARY

Each PIC16CE62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CE62X instruction set summary in Table 11-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 11-1 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the three general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC[®] MCU products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 11-2: PIC16CE62X INSTRUCTION SET

Mnemonic,	,	Description	Cycles		14-Bit	Opcode	•	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0.0	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		
NOP	-	No Operation	1	0.0	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS	•	•					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS	ı						
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000		kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	0.0	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z	
			l	<u> </u>					

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

CLRWDT	Clear Watchdog Timer							
Syntax:	[label] CLRWDT							
Operands:	None							
Operation:	00h → WDT 0 → WDT prescaler, 1 → \overline{TO} 1 → \overline{PD}							
Status Affected:	TO, PD							
Encoding:	00 0000 0110 0100							
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.							
Words:	1							
Cycles:	1							
Example	CLRWDT							
	Before Instruction WDT counter = ? After Instruction							
	WDT counter = 0x00							
	WDT prescaler= 0							
	<u>TO</u> = 1							
	PD = 1							

DECF	Decreme	nt f						
Syntax:	[label]	DECF f	,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(f) - 1 \rightarrow (dest)						
Status Affected:	Z							
Encoding:	0 0	0011	df:	ff	ffff			
Description:	Decrement result is sto is 1, the re- ter 'f'.	ored in th	e W	regist	er. If 'd'			
Words:	1							
Cycles:	1							
Example	DECF	CNT,	1					
	After Instr	CNT Z	= = =	0x01 0 0x00 1				

COMF	Complen	nent f					
Syntax:	[label]	COMF	f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	$(\overline{f}) \rightarrow (des$	st)					
Status Affected:	Z						
Encoding:	0.0	1001	dfff	ffff			
Description:	The contercompleme stored in V stored back	nted. If 'd V. If 'd' is	' is 0, th 1, the re	ne result is			
Words:	1						
Cycles:	1						
Example	COMF	REG	£1,0				
	After Inst	REG1	= 0:	x13 x13 xEC			

DECFSZ	Decrement f, Skip if 0						
Syntax:	[label] DECFSZ f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0						
Status Affected:	None						
Encoding:	00 1011 dfff ffff						
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.						
Words:	1						
Cycles:	1(2)						
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •						
	Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,						

address HERE+1

IORWF	Inclusive OR W	with f	
Syntax:	[label] IORWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(W) .OR. (f) \rightarrow (c)	lest)	
Status Affected:	Z		
Encoding:	00 0100	dfff	ffff
Description:	Inclusive OR the W register 'f'. If 'd' is 0 placed in the W regresult is placed bac	, the result gister. If 'd' i	is s 1, the
Words:	1		
Cycles:	1		
Example	IORWF	RESULT,	0
	Before Instruction RESULT W After Instruction RESULT W Z	= 0x13 = 0x91	3

MOVF	Move f			
Syntax:	[label]	MOVF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	7		
Operation:	$(f) \rightarrow (des$	st)		
Status Affected:	Z			
Encoding:	0.0	1000	dfff	ffff
Description:	The contert to a destine status of desired register. If register fit file register affected.	ation dep . If $d = 0$, $d = 1$, the self. $d = 1$	endant upo destination destination I is useful t	on the n is W on is file to test a
Words:	1			
Cycles:	1			
Example	MOVF	FSR,	0	
			ıe in FSR r	egister

MOVLW	Move Literal to W								
Syntax:	[label]	[label] MOVLW k							
Operands:	$0 \le k \le 25$	$0 \leq k \leq 255$							
Operation:	$k\to(W)$								
Status Affected:	None								
Encoding:	11	00xx	kkkk	kkkk					
Description:	The eight register. The as 0's.								
Words:	1								
Cycles:	1								
Example	MOVLW	0x5A							
	After Inst	ruction W =	0x5A						

MOVWF	Move W to f						
Syntax:	[label] MOVWF f						
Operands:	$0 \leq f \leq 127$						
Operation:	$(W) \rightarrow (f)$						
Status Affected:	None						
Encoding:	00 0000	1fff	ffff				
Description:	Move data from V	V register to re	egister				
Words:	1						
Cycles:	1						
Example	MOVWF C	PTION					
	Before Instruction OPTIO W After Instruction OPTIO W	N = 0xFF = 0x4F					

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

12.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PIC microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive devel-

opment tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PIC MCU.

12.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PIC microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

12.8 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

12.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PIC microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

12.10 PRO MATE II Universal Programmer


The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

Net Auglie Integrated Net Auglie Int			PIC12CXXX	PIC14000	PIC16C5X	PIC16C6X	PIC16CXXX	PIC16F62X	YC36C7X	PIC16C7XX	PIC16C8X	PIC16F8XX	PIC16C9XX	PIC17C4X	PIC17C7XX	PIC18CXX2	63CXX SPCXX	нсеххх	MCRFXXX	WCP2510
WPLAB® CH7 Compiler V	sloo]		>	>	>	>	>	>	>	`	`	>	>	`	>	>				
MPARB* CIS Compiler	lke T													`	>					
MPASAMMELINIX	SWĦ															>				
MPLAB®-1CE	os		>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
PICMASTERP	s,	_	^	>	>	>	^	** ^	>	^	^	>	>	>	`	>				
CEPICH: Low-Cost Cost Co	otsi		^	>	>	^	^		^	^	^		>	\	`					
Figure 1.0 Fig	nm∃		>		>	>	>		>	>	`		`							
PICSTART® Pluses PLOSTART® Pluses PLOSTART® Pluses PLOSTART® Pluses PLOSTART® Pluses PLOSTART® Pluses PLOSTART® PLOSTART®	Debugger	MPLAB [®] -ICD In-Circuit Debugger				*			*			>								
PHO MATE® III Universal Programmer V <	mers		,	>	>	>	>	** ^	>	`	>	>	>	`	>	>				
SIMICE V <th>Program</th> <th></th> <td>></td> <td>></td> <td>></td> <td>></td> <td>></td> <td>** ^</td> <td>></td> <td>></td> <td>></td> <td>></td> <td>></td> <td>`</td> <td>></td> <td>></td> <td>></td> <td>></td> <td></td> <td></td>	Program		>	>	>	>	>	** ^	>	>	>	>	>	`	>	>	>	>		
PICDEM-1 V V† V† V V P V P V P V P V P V P V P		SIMICE	>		>															
PICDEM-3 Image: PICDEM-3 Image: PICDEM-3 Image: PICDEM-14 bit of the picture of th		PICDEM-1			>		>		↑		>			^						
PICDEM-3 C<		PICDEM-2				†			<u>+</u>							>				
PICDEM-14A V PICDEM-17 PICDEM-17 KEELOG® Evaluation Kit V N KEELOG Transponder Kit MicrolD™ Programmer's Kit V V MICROID™ Programmer's Kit N V V 125 kHz Mitcollision microlD Developer's Kit V V 13.56 MHz Anticollision microlD Developer's Kit V V MCP2510 CAN Developer's Kit MCP2510 CAN Developer's Kit V V	sli												>							
PICDEM-17 V V KEELOG® Evaluation Kit V V KEELOG Transponder Kit N V microlD™ Programmer's Kit N V 125 kHz microlD Developer's Kit N V 125 kHz Anticollision microlD Developer's Kit N 13.56 MHz Anticollision microlD N V 13.56 MHz Anticollision microlD N V Developer's Kit N V MCP2510 CAN Developer's Kit N V	al K			>																
KEELO@ Evaluation Kit KEELOG Transponder Kit C MicrolD™ Programmer's Kit 7 125 kHz microlD Developer's Kit 8 125 kHz Anticollision microlD 9 125 kHz Anticollision microlD 9 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD 9 13.56 MHz Anticollision microlD 9 MCP2510 CAN Developer's Kit 9 MCP2510 CAN Developer's Kit 9	ΛΞ														>					
KEELOg Transponder Kit KEELOg Transponder Kit V microID™ Programmer's Kit V 125 kHz microID Developer's Kit Y 125 kHz Anticollision microID Developer's Kit Developer's Kit 13.56 MHz Anticollision microID Developer's Kit Y MCP2510 CAN Developer's Kit Y	gue																	>		
microIDT™ Programmer's Kit C 125 kHz microID Developer's Kit 125 kHz microID Developer's Kit C 125 kHz Anticollision microID Developer's Kit C 13.56 MHz Anticollision microID Developer's Kit C MCP2510 CAN Developer's Kit C	sp.																	>		
125 kHz microID Developer's Kit 7 125 kHz Anticollision microID Developer's Kit 7 13.56 MHz Anticollision microID Developer's Kit 7 MCP2510 CAN Developer's Kit 7	808																		^	
125 kHz Anticollision microlD Developer's Kit / Developer's Kit 13.56 MHz Anticollision microlD / Developer's Kit / MCP2510 CAN Developer's Kit /	ou																		>	
	Der																		>	
		13.56 MHz Anticollision microlD Developer's Kit																	>	
		MCP2510 CAN Developer's Kit									\dashv					\dashv				>
		-																		


FIGURE 13-1: PIC16CE62X VOLTAGE-FREQUENCY GRAPH, 0°C ≤ TA ≤ +70°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

FIGURE 13-2: PIC16CE62X VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA < 0°C, +70°C < TA ≤ +125°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

13.5 <u>Timing Diagrams and Specifications</u>

FIGURE 13-5: EXTERNAL CLOCK TIMING




TABLE 13-3: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency	DC		4	MHz	XT and RC osc mode, VDD=5.0V
		(Note 1)	DC	_	20	MHz	HS osc mode
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode, VDD=5.0V
		(Note 1)	0.1	_	4	MHz	XT osc mode
			1	_	20	MHz	HS osc mode
			DC	-	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	50	_	_	ns	HS osc mode
			5		_	μS	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			50	_	1,000	ns	HS osc mode
			5	_	_	μS	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy=Fosc/4
3*	TosL,	External Clock in (OSC1) High or	100*	_	_	ns	XT oscillator, Tosc L/H duty cycle
	TosH	Low Time	2*	_	_	μS	LP oscillator, Tosc L/H duty cycle
			20*	_	_	ns	HS oscillator, Tosc L/H duty cycle
4*	TosR,	External Clock in (OSC1) Rise or	25*			ns	XT oscillator
	TosF	Fall Time	50*	_	_	ns	LP oscillator
			15*	_	_	ns	HS oscillator


^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		18			18			
Pitch	р		.050			1.27			
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64		
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39		
Standoff	A1	.004	.008	.012	0.10	0.20	0.30		
Overall Width	E	.394	.407	.420	10.01	10.34	10.67		
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59		
Overall Length	D	.446	.454	.462	11.33	11.53	11.73		
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74		
Foot Length	L	.016	.033	.050	0.41	0.84	1.27		
Foot Angle	ф	0	4	8	0	4	8		
Lead Thickness	С	.009	.011	.012	0.23	0.27	0.30		
Lead Width	В	.014	.017	.020	0.36	0.42	0.51		
Mold Draft Angle Top	α	0	12	15	0	12	15		
Mold Draft Angle Bottom	β	0	12	15	0	12	15		

^{*}Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013

JEDEC Equivalent: MS-013 Drawing No. C04-051

PIC16XXXXXX FAMILY

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support