E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lce625-04e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 GENERAL DESCRIPTION

The PIC16CE62X are 18 and 20-Pin EPROM-based members of the versatile PIC[®] family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with EEPROM data memory.

All PIC[®] microcontrollers employ an advanced RISC architecture. The PIC16CE62X family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CE62X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16CE623 and PIC16CE624 have 96 bytes of RAM. The PIC16CE625 has 128 bytes of RAM. Each microcontroller contains a 128x8 EEPROM memory array for storing non-volatile information, such as calibration data or security codes. This memory has an endurance of 1,000,000 erase/write cycles and a retention of 40 plus years.

Each device has 13 I/O pins and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, the PIC16CE62X adds two analog comparators with a programmable on-chip voltage reference module. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc).

PIC16CE62X devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power savings. The user can wake-up the chip from SLEEP through several external and internal interrupts and reset. A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock- up.

A UV-erasable CERDIP-packaged version is ideal for code development, while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

Table 1-1 shows the features of the PIC16CE62X mid-range microcontroller families.

A simplified block diagram of the PIC16CE62X is shown in Figure 3-1.

The PIC16CE62X series fits perfectly in applications ranging from multi-pocket battery chargers to low-power remote sensors. The EPROM technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high-performance, ease of use and I/O flexibility make the PIC16CE62X very versatile.

1.1 <u>Development Support</u>

The PIC16CE62X family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler is also available.

NOTES:

FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16CE623/624

File Address	3		File Address				
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h				
01h	TMR0	OPTION	81h				
02h	PCL	PCL	82h				
03h	STATUS	STATUS	83h				
04h	FSR	FSR	84h				
05h	PORTA	TRISA	85h				
06h	PORTB	TRISB	86h				
07h			87h				
08h			88h				
09h			89h				
0Ah	PCLATH	PCLATH	8Ah				
0Bh	INTCON	INTCON	8Bh				
0Ch	PIR1	PIE1	8Ch				
0Dh			8Dh				
0Eh		PCON	8Eh				
0Fh			8Fh				
10h		EEINTF	90h				
11h		_	91h				
12h			92h				
13h			93h				
14h			94h				
15h			95h				
16h			96h				
17h			97h				
18h			98h				
19h			99h				
1Ah			9Ah				
1Bh			9Bh				
1Ch			9Ch				
1Dh			9Dh				
1Eh			9Eh				
1Fh	CMCON	VRCON	9Fh				
20h			A0h				
			7.011				
	General						
	Purpose Register						
	riogiotor						
			FEb				
		Accesses					
7Eb		/UN-/FN	FFh				
7 - 11 -	Bank 0	Bank 1					
Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.							

FIGURE 4-5: DATA MEMORY MAP FOR THE PIC16CE625

File Address	6		File Address					
00h	INDE(1)		80h					
01h	TMB0	OPTION	81h					
02h	PCI	PCI	- 82h					
02h	STATUS	STATUS	- 83h					
04h	FSB	FSB	84h					
05h	PORTA	TRISA	- 0-11 85h					
05h		TRISA	0011					
0011 07h	ТОПТВ	THISD	87h					
0711			- 0711 - 00h					
001			90h					
0.00			0.00					
0Bn			8BN					
	PIRI	PIET						
		DOON	8Dn					
0En		PCON	8En					
0⊢h			8Fh					
10h		EEINTE	90h					
11h			91h					
12h			92h					
13h			93h					
14h			94h					
15h			95h					
16h			96h					
17h			97h					
18h			98h					
19h			99h					
1Ah			9Ah					
1Bh			9Bh					
1Ch			9Ch					
1Dh			9Dh					
1Eh			9Eh					
1Fh	CMCON	VRCON	9Fh					
20h			A0h					
	General	General						
	Register	Register						
			BFh					
			C0h					
		•	F0h					
		ACCESSES						
756		7011-7711	FEh					
7 - 11 -	Bank 0	Bank 1						
	lomontad data	monulocotions						
	Not a physical region	mory locations, re	eau as 'U'.					
NOLE I.	Note 1: Not a physical register.							

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the status register as 000uu1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any status bit. For other instructions, not affecting any status bits, see the "Instruction Set Summary".

Note 1:	The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16CE62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
Note 2:	The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP bit7	RP1	RP0	TO	PD	Z	DC	C bit0	R = Readable bit W = Writable bit
								U = Unimplemented bit, read as '0'
								-n = Value at POR reset -x = Unknown at POR reset
bit 7:	IRP: The IF	RP bit is r	eserved or	the PIC1	6CE62X, a	lways mair	ntain this bit	t clear.
bit 6:5	RP<1:O>: 11 = Bank 10 = Bank 01 = Bank 00 = Bank Each bank	Register 3 (180h - 2 (100h - 1 (80h - 1 0 (00h - 1 is 128 by	Bank Sele 1FFh) 17Fh) FFh) 7Fh) rtes. The R	ct bits (use P1 bit is re	ed for direc	t addressin ways maint	g) tain this bit d	clear.
bit 4:	TO : Time-o 1 = After po 0 = A WDT	out bit ower-up, ⁻ time-out	CLRWDT in	struction, o	or sleep ii	nstruction		
bit 3:	PD : Power- 1 = After po 0 = By exe	-down bit ower-up c cution of	or by the CI the SLEEP	LRWDT instruction	truction			
bit 2:	Z : Zero bit 1 = The res 0 = The res	sult of an sult of an	arithmetic arithmetic	or logic op or logic op	peration is a	zero not zero		
bit 1:	DC : Digit c 1 = A carry 0 = No carr	arry/borro v-out from ry-out fro	bw bit (ADD the 4th low m the 4th l	WF, ADDLW w order bit ow order b	of the result of the result	SUBWF instr ult occurred sult	uctions) (for I	or borrow the polarity is reversed)
bit 0:	C: Carry/bc 1 = A carry 0 = No carr Note: For b second ope the source	orrow bit -out from ry-out from porrow the erand. Fo register.	(ADDWF, AD the most s m the mos e polarity is r rotate (RH	DLW, SUB: significant t significan s reversed RF, RLF) in	LW, SUBWF bit of the ro t bit of the . A subtrac structions,	instructior esult occurr result occu tion is exec this bit is lo	ns) red urred suted by add baded with e	ding the two's complement of the either the high or low order bit of

4.3 PCL and PCLATH

The program counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-6 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-6: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

4.3.2 STACK

The PIC16CE62X family has an 8 level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instruction/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.









TABLE 5-1:PORTA FUNCTIONS

Name	Bit #	Buffer Type	Function
RA0/AN0	bit0	ST	Input/output or comparator input
RA1/AN1	bit1	ST	Input/output or comparator input
RA2/AN2/VREF	bit2	ST	Input/output or comparator input or VREF output
RA3/AN3	bit3	ST	Input/output or comparator input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0 or comparator output. Output is open drain type.

Legend: ST = Schmitt Trigger input

TABLE 5-2:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
05h	PORTA	—	_	—	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	—	—		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111
1Fh	CMCON	C2OUT	C10UT		—	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: — = Unimplemented locations, read as '0', x = unknown, u = unchanged

Note: Shaded bits are not used by PORTA.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a high impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ($\approx 200 \ \mu A$ typical). A single control bit can turn on all the pull-ups. This is done by clearing the \overline{RBPU} (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt on change comparison). The input pins of RB<7:4> are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).





This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552, "Implementing Wake-Up on Key Strokes".)

Note:	If a change on the I/O pin should occur
	when the read operation is being executed
	(start of the Q2 cycle), then the RBIF inter-
	rupt flag may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.





6.0 EEPROM PERIPHERAL OPERATION

The PIC16CE623/624/625 each have 128 bytes of EEPROM data memory. The EEPROM data memory supports a bi-directional, 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), and are mapped to bit1 and bit2, respectively, of the EEINTF register (SFR 90h). In addition, the power to the EEPROM can be controlled using bit0 (EEVDD) of the EEINTF register. For most applications, all that is required is calls to the following functions:

;	Byte_Write: Byte write routine
;	Inputs: EEPROM Address EEADDR
;	EEPROM Data EEDATA
;	Outputs: Return 01 in W if OK, else
;	return 00 in W
;	
;	Read_Current: Read EEPROM at address
cι	irrently held by EE device.
;	Inputs: NONE
;	Outputs: EEPROM Data EEDATA
;	Return 01 in W if OK, else
;	return 00 in W
;	
;	Read_Random: Read EEPROM byte at supplied
;	address
;	Inputs: EEPROM Address EEADDR
;	Outputs: EEPROM Data EEDATA
;	Return 01 in W if OK,
;	else return 00 in W

The code for these functions is available on our web site (www.microchip.com). The code will be accessed by either including the source code FL62XINC.ASM or by linking FLASH62X.ASM. FLASH62.IMC provides external definition to the calling program.

6.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the memory.

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

6.0.2 SERIAL CLOCK

This SCL input is used to synchronize the data transfer to and from the memory.

6.0.3 EEINTF REGISTER

The EEINTF register (SFR 90h) controls the access to the EEPROM. Register 6-1 details the function of each bit. User code must generate the clock and data signals.

REGISTER 6-1: EEINTF REGISTER (ADDRESS 90h)

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1		
	—	_	_	_	EESCL	EESDA	EEVDD	R = Readable bit	
bit7							bit0	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset 	
bit 7-3:	Unimplen	nented: F	lead as '0'						
bit 2:	EESCL: Clock line to the EEPROM 1 = Clock high 0 = Clock low								
bit 1:	EESDA : Data line to EEPROM 1 = Data line is high (pin is tri-stated, line is pulled high by a pull-up resistor) 0 = Data line is low								
bit 0:	EEVDD : VDD control bit for EEPROM 1 = VDD is turned on to EEPROM 0 = VDD is turned off to EEPROM (all pins are tri-stated and the EEPROM is powered down)								
Note:	EESDA, E	ESCL an	dEEVDD	will read '()' if EEVDD	is turned c	off.		

10.3 <u>Reset</u>

The PIC16CE62X differentiates between various kinds of reset:

- a) Power-on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT reset (normal operation)
- e) WDT wake-up (SLEEP)
- f) Brown-out Reset (BOD)

Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on reset, MCLR reset, WDT reset and MCLR reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different reset situations as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-6.

The $\overline{\text{MCLR}}$ reset path has a noise filter to detect and ignore small pulses. See Table 13-5 for pulse width specification.



FIGURE 10-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

11.1 Instruction Descriptions

ADDLW	w						
Syntax:	[<i>label</i>] ADDLW k						
Operands:	$0 \le k \le 255$						
Operation:	$(W) + k \rightarrow (W)$	/)					
Status Affected:	C, DC, Z						
Encoding:	11 11	1x	kkkk	kkkk			
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	ADDLW 0x	15					
	Before Instruc W After Instructi W	ction = on =	0x10 0x25				

ANDLW	AND Lite	ral with	w	
Syntax:	[label] A	ANDLW	k	
Operands:	$0 \le k \le 2\xi$	55		
Operation:	(W) .AND	0. (k) \rightarrow (W)	
Status Affected:	Z			
Encoding:	11	1001	kkkk	kkkk
Description:	The conter AND'ed wi result is pl	nts of W r th the eig aced in th	egister are ht bit literal le W regist	e I 'k'. The ter.
Words:	1			
Cycles:	1			
Example	ANDLW	0x5F		
	Before In After Inst	struction W = ruction W =	0xA3 0x03	

ADDWF	Add W a	nd f		
Syntax:	[label] A	DDWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	7		
Operation:	(W) + (f) -	\rightarrow (dest)		
Status Affected:	C, DC, Z			
Encoding:	0 0	0111	dfff	ffff
Description:	Add the co with registe stored in th result is sto	ntents of er 'f'. If 'd' ne W regi pred back	the W regi is 0, the re ster. If 'd' is in register	ster sult is 1, the r 'f'.
Words:	1			
Cycles:	1			
Example	ADDWF	FSR,	0	
	Before Inst	struction W = FSR = ruction W = FSR =	0x17 0xC2 0xD9 0xC2	

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (dest)
Status Affected:	Z
Encoding:	00 0101 dfff ffff
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example	ANDWF FSR, 1
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02

Bit Test f	i, Skip if S	Set	
[<i>label</i>] B	TFSS f,b)	
$\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b < 7 \end{array}$	7		
skip if (f<	b>) = 1		
None			
01	11bb	bfff	ffff
If bit 'b' in a instruction If bit 'b' is ' fetched du execution, executed in two-cycle i	register 'f' is is skipped. 1', then the ring the cur is discarde nstead, ma instruction.	next instru rrent instru d and a No king this a	ne next uction uction DP is
1			
1(2)			
HERE FALSE TRUE	BTFSS GOTO • •	FLAG,1 PROCESS_	_CODE
Before In	struction		
After Inst	PC = a ruction if FLAG<1> PC = a if FLAG<1> PC = a	ddress H r = 0, address F. r = 1, address T	ERE ALSE RUE
	Bit Test 1 [label] B $0 \le f \le 12$ $0 \le b < 7$ skip if (f< None 1 If bit 'b' in r instruction If bit 'b' is ' fetched du execution, executed it two-cycle it 1 1(2) HERE FALSE TRUE Before In After Inst	Bit Test f, Skip if S [label] BTFSS f,t $0 \le f \le 127$ $0 \le b < 7$ skip if (f) = 1 None 1 11bb If bit 'b' in register 'f' is instruction is skipped. If bit 'b' is '1', then the fetched during the cur execution, is discarder executed instead, mat two-cycle instruction. 1 1(2) HERE BTFSS FALSE GOTO TRUE • • • Before Instruction PC = a After Instruction PC = a if FLAG<1> PC = a	Bit Test f, Skip if Set[label] BTFSS f,b $0 \le f \le 127$ $0 \le b < 7$ skip if (f) = 1None111bit 'b' in register 'f' is '1' then the instruction is skipped.If bit 'b' is '1', then the next instru- fetched during the current instru- executed instead, making this a two-cycle instruction.11(2)HEREBTFSS FLAG, 1 FALSE GOTOHEREBTFSS FLAG, 1 FALSETRUE••

CLRF	Clear f				
Syntax:	[label] (CLRF f			
Operands:	$0 \le f \le 12$	27			
Operation:	$00h \rightarrow (f)$ 1 $\rightarrow Z$	1			
Status Affected:	Z				
Encoding:	0 0	0001	lff	E	ffff
Description:	The conter and the Z	nts of regi bit is set.	ster 'f'	are	cleared
Words:	1				
Cycles:	1				
Example	CLRF	FLAC	G_REG		
	Before In	struction	I		
		FLAG_RE	EG =	=	0x5A
	Atter Inst	ruction			
		FLAG_RE	EG =	=	0x00
		/	-	_	1

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 4:3>) \rightarrow PC < 12:11> \end{array}$
Status Affected:	None
Encoding:	10 0kkk kkkk kkkk
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruc- tion.
Words:	1
Cycles:	2
Example	HERE CALL THERE
	Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Encoding:	00 0001 0000 0011
Description:	W register is cleared. Zero bit (Z) is set.
Words:	1
Cycles:	1
Example	CLRW
	Before Instruction W = 0x5A After Instruction W = 0x00 Z = 1

 \odot 1998-2013 Microchip Technology Inc.

NOP	No Opera	ation		
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No opera	tion		
Status Affected:	None			
Encoding:	0 0	0000	0xx0	0000
Description:	No operati	ion.		
Words:	1			
Cycles:	1			
Example	NOP			

RETFIE	Return from Interrupt	
Syntax:	[label] RETFIE	
Operands:	None	
Operation:	$\begin{array}{l} \text{TOS} \rightarrow \text{PC}, \\ 1 \rightarrow \text{GIE} \end{array}$	
Status Affected:	None	
Encoding:	00 0000 0000 1001	
Description:	Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.	
Words:	1	
Cycles:	2	
Example	RETFIE	
	After Interrupt PC = TOS GIE = 1	

OPTION	Load Option Register
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION$
Status Affected:	None
Encoding:	00 0000 0110 0010
Description:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.
Words:	1
Cycles: Example	1
	To maintain upward compatibility with future PIC [®] MCU products, do not use this instruction.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Encoding:	11 01xx kkkk kkkk
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example	CALL TABLE ;W contains table ;offset value ;W now has table value
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;
	Before Instruction
	W = 0x07 After Instruction
	W = value of k8

stand-alone mode the PRO MATE II can read, verify or program PIC devices. It can also set code-protect bits in this mode.

12.11 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PIC devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

12.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PIC 8-bit microcontrollers. SIM-ICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

12.13 <u>PICDEM-1 Low-Cost PIC MCU</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

12.14 <u>PICDEM-2 Low-Cost PIC16CXX</u> <u>Demonstration Board</u>

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

12.15 <u>PICDEM-3 Low-Cost PIC16CXXX</u> <u>Demonstration Board</u>

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

12.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

Metallicity (Metallicity) Metallicity (Metallicity) Me		PIC12CXXX	PIC14000	PIC16C5X	PIC16C6X	PIC16CXXX	PIC16F62X	X7281519	XX7Oðfolg	PIC16C8X	PIC16F8XX	PIC16C9XX	X4071014	XX7371319	PIC18CXX2	83CXX 52CXX/ 54CXX/	хххээн	MCRFXXX	MCP2510
Bit Add C 17 Complex Source in the contraction of the control of the co	MPLAB [®] Integrated Development Environment	~	~	>	>	>	>	>	>	>	>	>	>	>	>				
MAME Complex Image Complex Comple	MPLAB [®] C17 Compiler												>	>					
Mediatricity × <t< th=""><th>MPLAB[®] C18 Compiler</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>></th><th></th><th></th><th></th><th></th></t<>	MPLAB [®] C18 Compiler														>				
MPAR8 ¹⁶ -LE V <t< td=""><td>MPASM/MPLINK</td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td>></td><td></td><td></td></t<>	MPASM/MPLINK	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
PICHARGE /<	2 MPLAB [®] -ICE	~	>	>	>	>	** ^	>	>	>	>	>	>	>	>				
Closette funder Image: Closete funder Image: Closefunder	PICMASTER/PICMASTER-CE	~	>	>	>	>		>	>	>		>	>	>					
MetaBolic Statisticati Not Statist	ICEPIC™ Low-Cost In-Circuit Emulator	~		~	>	>		>	>	>		`							
PICSTART® Plus. V	0 99 MPLAB [®] -ICD In-Circuit Debugger				*>			* >			>								
PRIONATE® IL V <t< td=""><td>PICSTART®Plus Low-Cost Universal Dev. Kit</td><td>></td><td>~</td><td>~</td><td>`</td><td>></td><td>**></td><td>`</td><td>></td><td>`</td><td>></td><td>></td><td>></td><td>`</td><td>></td><td></td><td></td><td></td><td></td></t<>	PICSTART®Plus Low-Cost Universal Dev. Kit	>	~	~	`	>	**>	`	>	`	>	>	>	`	>				
Since v <td>BRO MATE® II Universal Programmer</td> <td>></td> <td>></td> <td>></td> <td>></td> <td>></td> <td>** ></td> <td>></td> <td></td> <td></td>	BRO MATE® II Universal Programmer	>	>	>	>	>	** >	>	>	>	>	>	>	>	>	>	>		
PICDEM-1 ·<	SIMICE	~		>															
PICDEM-3 PICDEM-3 ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ···· ····· ····· ····· ····· ····· ····· ····· ······ ······ ······· ·······	PICDEM-1			>		>		<+ <		>			>						
PICDEM-3 PICDEM-1 ·	PICDEM-2				+∽			↓							>				
PICDEM:14 (PICDEM-3											>							
Pictore Defendent	PICDEM-14A		>																
KEELO0® Evaluation Kit Image: market in the image: ma	PICDEM-17													~					
KEELOO Transponder Kit Image: market in the image: ma	KEELoo® Evaluation Kit																~		
IndecolD1 ^{rm} Programmer's Kit Indecol	KEELoo Transponder Kit																~		
125 kHz microID Developer's Kit 125 kHz microID Developer's Kit 1	microlD™ Programmer's Kit																	~	
125 KHz Anticollision microlD 125 KHz Anticollision microlD Developer's Klt 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD Developer's Klt 1	125 kHz microID Developer's Kit																	~	
13.56 MHz Anticollision microlD 13.56 MHz Anticollision microlD Developer's Kit MCP2510 CAN Developer's Kit	7 125 kHz Anticollision microlD Developer's Kit																	>	
MCP2510 CAN Developer's Kit	13.56 MHz Anticollision microID Developer's Kit																	~	
	MCP2510 CAN Developer's Kit																		`

** Contact Microchip Technology Inc. for availability [†] Development tool is available on select devices.

TABLE 13-1: COMPARATOR SPECIFICATIONS

Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments
D300	Input offset voltage	VIOFF		± 5.0	± 10	mV	
D301	Input common mode voltage	VICM	0		Vdd - 1.5	V	
D302	CMRR	CMRR	+55*			db	
300	Response Time ⁽¹⁾	TRESP		150*	400*	ns	PIC16CE62X
301	Comparator Mode Change to Output Valid	Тмс2ov			10*	μS	

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. .

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD.

TABLE 13-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C.

Param No.	Characteristics	Sym	Min	Тур	Мах	Units	Comments
D310	Resolution	VRES	Vdd/24		Vdd/32	LSB	
D311	Absolute Accuracy	Vraa			<u>+</u> 1/4 <u>+</u> 1/2	LSB LSB	Low Range (VRR=1) High Range (VRR=0)
D312	Unit Resistor Value (R)	VRur		2K*		Ω	Figure 9-1
310	Settling Time ⁽¹⁾	TSET			10*	μS	

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

FIGURE 13-9: TIMER0 CLOCK TIMING



TABLE 13-6: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 TCY + 20*	—	—	ns	
			With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 TCY + 20*	_	_	ns	
			With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period		<u>Tcy + 40</u> * N			ns	N = prescale value (1, 2, 4,, 256)

t

These parameters are characterized but not tested. Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

13.6 EEPROM Timing





Parameter	Symbol	STANE MOI	DARD DE	Vcc = 4.5 FAST N	5 - 5.5V 10DE	Units	Remarks
		Min.	Max.	Min.	Max.		
Clock frequency	FCLK		100		400	kHz	
Clock high time	Thigh	4000	—	600	_	ns	
Clock low time	TLOW	4700	—	1300	—	ns	
SDA and SCL rise time	TR	_	1000	—	300	ns	(Note 1)
SDA and SCL fall time	TF	—	300	_	300	ns	(Note 1)
START condition hold time	THD:STA	4000	—	600	—	ns	After this period the first clock pulse is generated
START condition setup time	TSU:STA	4700	—	600	—	ns	Only relevant for repeated START condition
Data input hold time	THD:DAT	0	_	0	—	ns	(Note 2)
Data input setup time	TSU:DAT	250		100	_	ns	
STOP condition setup time	Tsu:sto	4000	_	600		ns	
Output valid from clock	ΤΑΑ	—	3500	—	900	ns	(Note 2)
Bus free time	TBUF	4700	_	1300	_	ns	Time the bus must be free before a new transmission can start
Output fall time from VIH minimum to VI∟ maximum	TOF	—	250	20 + 0.1 CB	250	ns	(Note 1), $CB \le 100 \text{ pF}$
Input filter spike suppression (SDA and SCL pins)	TSP	—	50	—	50	ns	(Note 3)
Write cycle time	Twr	—	10	_	10	ms	Byte or Page mode
Endurance	_	10M 1M	_	10M 1M	_	cycles	25°C, Vcc = 5.0V, Block Mode (Note 4)

TABLE 13-7: AC CHARACTERISTICS

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our website.

NOTES:

INDEX

Α	
ADDLW Instruction	
ADDWF Instruction	
ANDLW Instruction	
ANDWF Instruction	
Architectural Overview	7
Assembler	
MPASM Assembler	77
в	

В

BCF Instruction	
Block Diagram	
TIMER0	35
TMR0/WDT PRESCALER	
Brown-Out Detect (BOD)	
BSF Instruction	68
BTFSC Instruction	
BTFSS Instruction	
С	

CALL Instruction	
Clocking Scheme/Instruction Cycle	10
CLRF Instruction	69
CLRW Instruction	69
CLRWDT Instruction	70
CMCON Register	
Code Protection	64
COMF Instruction	
Comparator Configuration	42
Comparator Interrupts	
Comparator Module	41
Comparator Operation	
Comparator Reference	
Configuration Bits	50
Configuring the Voltage Reference	47
Crystal Operation	51
_	

D

Data Memory Organization	12
DECF Instruction	70
DECFSZ Instruction	70
Development Support	77
E	

Е

EEPROM Peripheral Operation	29
Errata	2
External Crystal Oscillator Circuit	52

G

General purpose Register File	12
GOTO Instruction	71

L

I/O Ports	23
I/O Programming Considerations	
ID Locations	64
INCF Instruction	71
INCFSZ Instruction	71
In-Circuit Serial Programming	64
Indirect Addressing, INDF and FSR Registers	21
Instruction Flow/Pipelining	10
Instruction Set	
ADDLW	67
ADDWF	67
ANDLW	67
ANDWF	67
BCF	68
BSF	
-	

BTFSC	68
BTFSS	69
CALL	69
	69
	09 70
COMF	70
DECF	70
DECFSZ	70
GOTO	71
	71
	/1 71
IORWE	72
MOVF	72
MOVLW	72
MOVWF	72
NOP	73
OPTION	73
	73
BETUBN	73
RLF	74
RRF	74
SLEEP	74
SUBLW	75
SUBWF	75
TRIS	76
	76
XORLW	76
XORUW	76 65
XORLW XORWF Instruction Set Summary INT Interrupt	76 65 60
XORUW XORWF Instruction Set Summary INT Interrupt INTCON Register	76 65 60 17
XORUWXORWF Instruction Set Summary INT Interrupt INTCON Register Interrupts	76 65 60 17 59 71
XORLW XORWF Instruction Set Summary INT Interrupt INTCON Register. Interrupts IORLW Instruction IORWF Instruction	76 65 60 17 59 71 72
XORUF Instruction Set Summary INT Interrupt INTCON Register Interrupts IORLW Instruction IORWF Instruction K	76 65 60 17 59 71 72
XORWF	76 65 60 17 59 71 72 80
XORWF	76 65 60 17 59 71 72 80
XORWF	76 65 60 17 59 71 72 80
XORWF	76 65 60 17 59 71 72 80 72 72
XORWF	 76 65 60 17 59 71 72 80 72 72 72 72 72 72 72 72
XORWF	76 65 60 17 59 71 72 80 72 72 72 72 72
XORUF XORWF Instruction Set Summary INT Interrupt INTCON Register Interrupts IORLW Instruction IORWF Instruction IORWF Instruction K KeeLoq® Evaluation and Programming Tools M MOVF Instruction MOVLW Instruction MOVLW Instruction MOVLW Instruction MOVLW Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVWF Instruction MOVAB Integrated Development Environment Software N	76 65 60 17 59 71 72 80 72 72 72 77
XORUFXORWF	76 65 60 17 59 71 72 80 72 72 72 72 77 73
XORUFXORWF Instruction Set Summary INT Interrupt INTCON Register INTCON	76 65 60 17 59 71 72 80 72 72 72 77 73
XORWF	76 65 60 17 59 71 72 80 72 72 77 73 . 5
XORWF	76 65 60 17 59 71 72 80 72 72 72 77 73 . 5 73
XORUF	76 65 60 17 59 71 72 80 72 72 72 77 73 . 5 73 16
XORUF	76 65 60 17 59 71 80 72 72 73 .5 73 .5 73 .5 73 .5 73 .5 .5
XORWF	76 65 60 17 59 71 72 80 72 77 73 .5 73 .5 51 54
XORWF	76 65 60 17 59 71 72 80 72 72 77 73 . 5 73 16 51 54
XORUFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWFXORWF INSTRUCTIONXORWF InstructionXORVF INSTRUCTIONX	76 60 65 60 17 59 71 72 80 722 77 73 . 53 16 51 54 01 54
XORUF	76 660 17 59 71 72 80 7272 73 .53 16 51 54 01 97 20
XORUFXORWF .	76 660 17 59 72 72 77 73 .53 16 54 01 97 20 197 20
XORUFXORWF INSTRUCTIONXORWF INSTRUCTIONXORVF INSTRUCTIONYORVF INSTRUCTIONYORV	76 60 60 179 70 77 70 77 71 73 73 73 73 16 16 15 17 10 10 10 10 10 10 10 11 10 12 10 13 10 14 10 15 10 16 10 17 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10
XORWF	76560175972 80727277 73.5316154 9720197979

PICSTART® Plus Entry Level Development System 79 PIE1 Register 18 PIR1 Register 18