

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lce625t-04e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

1.0	General Description	3
2.0	PIC16CE62X Device Varieties	5
3.0	Architectural Overview	
4.0	Memory Organization	11
5.0	I/O Ports	
6.0	EEPROM Peripheral Operation	29
7.0	Timer0 Module	
8.0	Comparator Module	41
9.0	Voltage Reference Module	47
10.0	Special Features of the CPU	49
11.0	Instruction Set Summary	65
	Development Support	
	Electrical Specifications	
14.0	Packaging Information	97
Appe	ndix A: Code for Accessing EEPROM Data Memory	103
Index		105
On Li	ne Support	. 107
Read	ne Support er Response	108
PIC1	6CE62X Product Identification System	. 109

#### To Our Valued Customers

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

#### New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

#### Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Corrections to this Data Sheet**

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

# 2.0 PIC16CE62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information in the PIC16CE62X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

# 2.1 UV Erasable Devices

The UV erasable version, offered in the CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART<sup>®</sup> and PRO MATE<sup>®</sup> programmers both support programming of the PIC16CE62X.

# 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

### 2.3 <u>Quick-Turn-Programming (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

#### 2.4 <u>Serialized Quick-Turn-Programming</u> (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

#### 3.1 Clocking Scheme/Instruction Cycle


The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

#### 3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (i.e., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 3-2: CLOCK/INSTRUCTION CYCLE






All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

#### 4.2.2.6 PCON REGISTER

The PCON register contains flag bits to differentiate between a Power-on Reset, an external  $\overline{\text{MCLR}}$  reset, WDT reset or a Brown-out Reset.

Note:	BOD is unknown on Power-on Reset. It
	must then be set by the user and checked
	on subsequent resets to see if BOD is
	cleared, indicating a brown-out has
	occurred. The BOD status bit is a "don't
	care" and is not necessarily predictable if
	the brown-out circuit is disabled (by
	programming BODEN bit in the
	configuration word).

# REGISTER 4-6: PCON REGISTER (ADDRESS 8Eh)



# 5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a high impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ( $\approx 200 \ \mu A$  typical). A single control bit can turn on all the pull-ups. This is done by clearing the  $\overline{RBPU}$  (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt on change comparison). The input pins of RB<7:4> are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).





This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552, "Implementing Wake-Up on Key Strokes".)

Note:	If a change on the I/O pin should occur
	when the read operation is being executed
	(start of the Q2 cycle), then the RBIF inter-
	rupt flag may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.





# 6.0 EEPROM PERIPHERAL OPERATION

The PIC16CE623/624/625 each have 128 bytes of EEPROM data memory. The EEPROM data memory supports a bi-directional, 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), and are mapped to bit1 and bit2, respectively, of the EEINTF register (SFR 90h). In addition, the power to the EEPROM can be controlled using bit0 (EEVDD) of the EEINTF register. For most applications, all that is required is calls to the following functions:

; ; ;	Byte_Write: Byte write routine Inputs: EEPROM Address EEADDR EEPROM Data EEDATA
;	Outputs: Return 01 in W if OK, else
΄.	return 00 in W
'	
i	- · · · · · · · · · · · · · · · · · · ·
;	Read_Current: Read EEPROM at address
C١	urrently held by EE device.
;	Inputs: NONE
;	Outputs: EEPROM Data EEDATA
;	Return 01 in W if OK, else
;	return 00 in W
;	
;	Read Random: Read EEPROM byte at supplied
;	address
;	Inputs: EEPROM Address EEADDR
;	Outputs: EEPROM Data EEDATA
;	Return 01 in W if OK,
	else return 00 in W
'	

The code for these functions is available on our web site (www.microchip.com). The code will be accessed by either including the source code FL62XINC.ASM or by linking FLASH62X.ASM. FLASH62.IMC provides external definition to the calling program.

#### 6.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the memory.

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

#### 6.0.2 SERIAL CLOCK


This SCL input is used to synchronize the data transfer to and from the memory.

#### 6.0.3 EEINTF REGISTER


The EEINTF register (SFR 90h) controls the access to the EEPROM. Register 6-1 details the function of each bit. User code must generate the clock and data signals.

#### REGISTER 6-1: EEINTF REGISTER (ADDRESS 90h)

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	
	_	_	_	_	EESCL	EESDA	EEVDD	R = Readable bit
bit7 bit 7-3:	Unimpler	nented: F	lead as '0'				bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 2:	<b>EESCL</b> : 0 1 = Clock 0 = Clock	high	o the EEF	PROM				
bit 1:	<b>EESDA</b> : [ 1 = Data   0 = Data	ine is high			ne is pulled	high by a p	oull-up resi	stor)
bit 0:	<b>EEVDD</b> : V 1 = VDD is 0 = VDD is	s turned o	n to EEPF	OM	ins are tri-s	tated and t	he EEPRC	0M is powered down)
Note:	EESDA, E	ESCL an	d EEVDD	will read '(	0' if EEVDD	is turned c	off.	








#### 6.2 Device Addressing


After generating a START condition, the processor transmits a control byte consisting of a EEPROM address and a Read/Write bit that indicates what type of operation is to be performed. The EEPROM address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. (Figure 6-3). The bus is monitored for its corresponding EEPROM address all the time. It generates an acknowledge bit if the EEPROM address was true and it is not in a programming mode.

#### FIGURE 6-3: CONTROL BYTE FORMAT








#### FIGURE 6-8: RANDOM READ

BUS ACTIVITY

. .

A C K

DATAn



DATAn + 1

DATAn + 2

N O

A C K

DATAn + X

# 7.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.


Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to TMR0.

Counter mode is selected by setting the T0CS bit. In this mode Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the TOSE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.


The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

#### 7.1 <u>Timer0 Interrupt</u>

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.



#### FIGURE 7-2: TIMER0 (TMR0) TIMING: INTERNAL CLOCK/NO PRESCALER



# PIC16CE62X

NOTES:

#### 8.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

# 8.7 <u>Comparator Operation During SLEEP</u>


When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from SLEEP mode when enabled. While the comparator is powered-up, higher sleep currents than shown in the power down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering sleep. If the device wakes-up from sleep, the contents of the CMCON register are not affected.

# 8.8 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered-down during the reset interval.

# 8.9 <u>Analog Input Connection</u> <u>Considerations</u>

A simplified circuit for an analog input is shown in Figure 8-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



#### FIGURE 8-4: ANALOG INPUT MODEL

# TABLE 10-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR reset during normal operation	000h	000u uuuu	uu
MCLR reset during SLEEP	000h	0001 0uuu	uu
WDT reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt Wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and global enable bit, GIE is set and the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

#### TABLE 10-6: INITIALIZATION CONDITION FOR REGISTERS

Register	Address	Power-on Reset	<ul> <li>MCLR Reset during normal operation</li> <li>MCLR Reset during SLEEP</li> <li>WDT Reset</li> <li>Brown-out Reset <sup>(1)</sup></li> </ul>	<ul> <li>Wake-up from SLEEP through interrupt</li> <li>Wake-up from SLEEP through WDT time-out</li> </ul>
W	-	xxxx xxxx	uuuu uuuu	นนนน นนนน
INDF	00h	-	-	-
TMR0	01h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	02h	0000 0000	0000 0000	PC + 1 <sup>(3)</sup>
STATUS	03h	0001 1xxx	000q quuu <sup>(4)</sup>	uuuq quuu <sup>(4)</sup>
FSR	04h	xxxx xxxx	uuuu uuuu	นนนน นนนน
PORTA	05h	x xxxx	u uuuu	u uuuu
PORTB	06h	xxxx xxxx	uuuu uuuu	นนนน นนนน
CMCON	1Fh	00 0000	00 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	x000 0000	0000 000u	uuuu uqqq <sup>(2)</sup>
PIR1	0Ch	-0	-0	-q (2,5)
OPTION	81h	1111 1111	1111 1111	นนนน นนนน
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	-0	-0	-u
PCON	8Eh	0x	uq <sup>(1,6)</sup>	uu
EEINTF	90h	111	111	111
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).


3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 10-5 for reset value for specific condition.

5: If wake-up was due to comparator input changing , then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.


6: If reset was due to brown-out, then PCON bit 0 = 0. All other resets will cause bit 0 = u.

#### FIGURE 10-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




**3:**  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

# FIGURE 10-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
  - 2: Internal Brown-out Reset circuitry should be disabled when using this circuit.

#### FIGURE 10-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2




Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \times \frac{R1}{R1 + R2} = 0.7 V$$

- **2:** Internal brown-out detection should be disabled when using this circuit.
- **3:** Resistors should be adjusted for the characteristics of the transistor.

#### FIGURE 10-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active reset pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

GOTO	Unconditional Branch	INCFSZ	Increment f, Skip if 0
Syntax:	[ <i>label</i> ] GOTO k	Syntax:	[ <i>label</i> ] INCFSZ f,d
Operands:	$0 \le k \le 2047$	Operands:	$0 \le f \le 127$
Operation:	$k \rightarrow PC < 10:0 >$		d ∈ [0,1]
	$PCLATH<4:3> \rightarrow PC<12:11>$	Operation:	(f) + 1 $\rightarrow$ (dest), skip if result = 0
Status Affected:	None	Status Affected:	None
Encoding:	10 1kkk kkkk kkkk	Encoding:	00 1111 dfff ffff
Description: Words: Cycles:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction. 1	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.
Example	GOTO THERE	Words:	1
	After Instruction PC = Address THERE	Cycles:	1(2)
	FC = Addless There	Example	HERE INCFSZ CNT, 1 GOTO LOOP
			CONTINUE • •
			•

 $\begin{array}{rcl} Before \ Instruction \\ PC &= & address \ HERE \\ After \ Instruction \\ CNT &= & CNT + 1 \\ if \ CNT = & 0, \\ PC &= & address \ CONTINUE \\ if \ CNT \neq & 0, \\ PC &= & address \ HERE \ +1 \\ \end{array}$ 

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	00 1010 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example	INCF CNT, 1
	Before Instruction $CNT = 0xFF$ $Z = 0$ After Instruction $CNT = 0x00$ $Z = 1$

IORLW	Inclusive OR Literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	IORLW 0x35
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1

TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

	PIC120	PIC14	PIC160	91019	PIC160	PIC16F	PIC16	PIC16C	PIC160	PIC16F	PIC16C	DTFOIG	22121919	PIC18C)	83CX 52CX	кхээн	мсвгх	WCP25
MPLAB <sup>®</sup> Integrated Development Environment	>	>	>	>	>	>	>	>	>	>	>	>	>	>				
												>	>					
MPLAB <sup>®</sup> C18 Compiler														>				
B MPASM/MPLINK	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
2 MPLAB <sup>®</sup> -ICE	>	>	>	>	>	**`	>	>	>	>	>	>	>	>				
PICMASTER/PICMASTER-CE	>	>	~	>	>		>	>	~		>	~	~					
E ICEPIC™ Low-Cost III In-Circuit Emulator	`		>	>	>		>	>	>		~							
MPLAB <sup>®</sup> -ICD In-Circuit Debugger De				*>			*>			>								
20 PICSTART®Plus E Low-Cost Universal Dev. Kit	~	>	>	`	`	×**	`	`	`	>	>	~	`	`				
ଅଟେ PRO MATE® I Universal Programmer ଦ	>	>	>	>	>	**/	>	>	>	>	>	~	~	~	>	>		
SIMICE	>		>															
PICDEM-1			~		>		<↓		~			~						
PICDEM-2				à			à							~				
2 PICDEM-3											~							
PICDEM-14A		>																
PICDEM-17													~					
E KEELoo® Evaluation Kit																>		
KEELOQ Transponder Kit																>		
microlD™ Programmer's Kit																	~	
125 kHz microID Developer's Kit																	>	
25 kHz Anticollision microlD Developer's Kit																	>	
13.56 MHz Anticollision microID Developer's Kit																	>	
MCP2510 CAN Developer's Kit																		>

ğ Contact Microcrip reciniology inc. for availability <sup>†</sup> Development tool is available on select devices.

#### 13.2 DC CHARACTERISTICS: F

#### PIC16LCE62X-04 (Commercial, Industrial)

DC CH	ARACTERI	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D001	Vdd	Supply Voltage	2.5	-	5.5	V	See Figure 13-1 through Figure 13-3		
D002	Vdr	RAM Data Retention Voltage (Note 1)	-	1.5*	-	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to ensure Power-on Reset	-	Vss	-	V	See section on power-on reset for details		
D004	SVDD	VDD rise rate to ensure Power-on Reset	.05*	-	-	V/ms	See section on power-on reset for details		
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared		
D010	IDD	Supply Current (Note 2)	-	1.2	2.0	mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT osc mode, (Note 4)*		
			-	-	1.1	mA	FOSC = 4 MHz, VDD = 2.5V, WDT disabled,		
			-	35	70	μA	XT osc mode, (Note 4) Fosc = 32 kHz, VDD = 2.5V, WDT disabled, LP osc mode		
D020	IPD	Power Down Current (Note 3)	_	-	2.0	μA	VDD = 2.5V		
			-	-	2.2	μA	VDD = 3.0V*		
			-	-	9.0	μA	VDD = 5.5V		
			-	-	15	μA	VDD = 5.5V Extended		
D022	$\Delta$ IWDT	WDT Current (Note 5)	-	6.0	10	μA	VDD=4.0V		
D022A	$\Delta$ IBOR	Brown-out Reset Current	_	75	12 125	μΑ μΑ	$(125^{\circ}C)$ BOD enabled, VDD = 5.0V		
D023		(Note 5) Comparator Current for each Comparator (Note 5)	-	30	60	μA	VDD = 4.0V		
D023A	$\Delta$ IVREF	VREF Current (Note 5)	-	80	135	μA	VDD = 4.0V		
	$\Delta$ IEE Write	Operating Current	-		3	mA	Vcc = 5.5V, SCL = 400 kHz		
	$\Delta IEE \ Read$	Operating Current	-		1	mA			
	$\Delta IEE$	Standby Current	-		30	μA	VCC = 3.0V, EE VDD = VCC		
	$\Delta IEE$	Standby Current	-		100	μA	VCC = 3.0V, EE VDD = VCC		
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures		
		RC Oscillator Operating Frequency		—	4	MHz	All temperatures		
		XT Oscillator Operating Frequency	0	—	4 20	MHz	All temperatures		
		HS Oscillator Operating Frequency	-		20	MHz	All temperatures		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kΩ.


5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

# 14.0 PACKAGING INFORMATION

# 18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging




		INCHES*		MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.023	.030	0.38	0.57	0.76
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49
Overall Length	D	.880	.900	.920	22.35	22.86	23.37
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.055	.060	1.27	1.40	1.52
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53
Overall Row Spacing	eB	.345	.385	.425	8.76	9.78	10.80
Window Width	W1	.130	.140	.150	3.30	3.56	3.81
Window Length	W2	.190	.200	.210	4.83	5.08	5.33

\*Controlling Parameter JEDEC Equivalent: MO-036 Drawing No. C04-010

#### 14.1 Package Marking Information


#### **18-Lead PDIP**




#### 20-Lead SSOP




#### Example



# Example



#### Example



#### Example



Legend	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.		
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.			

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1998-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769768

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.