



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 12MHz |
| Connectivity | SPI, UART/USART |
| Peripherals | POR, WDT |
| Number of I/O | 32 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-PDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/at89ls8252-12pi |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Pin Configurations

| | . 0 | | |
|---------------|-----|----|--------------|
| (T2) P1.0 🗆 | 1 | 40 | □ vcc |
| (T2 EX) P1.1 | 2 | 39 | P0.0 (AD0) |
| P1.2 | 3 | 38 | DP0.1 (AD1) |
| P1.3 🗆 | 4 | 37 | DP0.2 (AD2) |
| (SS) P1.4 🗆 | 5 | 36 | D P0.3 (AD3) |
| (MOSI) P1.5 | 6 | 35 | D P0.4 (AD4) |
| (MISO) P1.6 🗆 | 7 | 34 | D P0.5 (AD5) |
| (SCK) P1.7 | 8 | 33 | D P0.6 (AD6) |
| RST 🗆 | 9 | 32 | D P0.7 (AD7) |
| (RXD) P3.0 🗆 | 10 | 31 | EA/VPP |
| (TXD) P3.1 🗆 | 11 | 30 | ALE/PROG |
| (INT0) P3.2 🗆 | 12 | 29 | D PSEN |
| (INT1) P3.3 🗆 | 13 | 28 | 🗆 P2.7 (A15) |
| (T0) P3.4 🗆 | 14 | 27 | D P2.6 (A14) |
| (T1) P3.5 🗆 | 15 | 26 | 🗆 P2.5 (A13) |
| (WR) P3.6 🗆 | 16 | 25 | DP2.4 (A12) |
| (RD) P3.7 | 17 | 24 | DP2.3 (A11) |
| XTAL2 | 18 | 23 | DP2.2 (A10) |
| XTAL1 | 19 | 22 | D P2.1 (A9) |
| GND 🗆 | 20 | 21 | P2.0 (A8) |
| | - | | [. (|
| | | | - |

PDIP





Pin Description

V_{CC}

Supply voltage.

GND


Ground.

Port 0

2

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups.



PLCC

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.


Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pullups.

Some Port 1 pins provide additional functions. P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively.

AT89LS8252

Block Diagram





XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

| 0F8H | | | | | | | | | 0FFH |
|------|-------------------|-------------------|--------------------|--------------------|------------------|------------------|-------------------|------------------|------|
| 0F0H | B 00000000 | | | | | | | | 0F7H |
| 0E8H | | | | | | | | | 0EFH |
| 0E0H | ACC 00000000 | | | | | | | | 0E7H |
| 0D8H | | | | | | | | | 0DFH |
| 0D0H | PSW 00000000 | | | | | SPCR 000001XX | | | 0D7H |
| 0C8H | T2CON 00000000 | T2MOD XXXXXX00 | RCAP2L 00000000 | RCAP2H 00000000 | TL2 00000000 | TH2 00000000 | | | 0CFH |
| 0C0H | | | | | | | | | 0C7H |
| 0B8H | IP XX000000 | | | | | | | | 0BFH |
| 0B0H | P3 11111111 | | | | | | | | 0B7H |
| 0A8H | IE 0X000000 | | SPSR 00XXXXXX | | | | | | 0AFH |
| 0A0H | P2 11111111 | | | | | | | | 0A7H |
| 98H | SCON 00000000 | SBUF XXXXXXXX | | | | | | | 9FH |
| 90H | P1 11111111 | | | | | | WMCON 00000010 | | 97H |
| 88H | TCON 00000000 | TMOD 00000000 | TL0 00000000 | TL1 00000000 | TH0 00000000 | TH1 00000000 | | | 8FH |
| 80H | P0 11111111 | SP 00000111 | DP0L 00000000 | DP0H 00000000 | DP1L 00000000 | DP1H 00000000 | SPDR XXXXXXXX | PCON 0XXX0000 | 87H |

Table 1. AT89LS8252 SFR Map and Reset Values



Dual Data Pointer Registers To facilitate accessing both internal EEPROM and external data memory, two banks of 16 bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR WMCON selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the

appropriate value before accessing the respective Data Pointer Register.

Power Off Flag The Power Off Flag (POF) is located at bit_4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and reset under software control and is not affected by RESET.

| Table 3. | WMCON- | -Watchdog and | Memory Contro | l Register |
|----------|--------|---------------|---------------|------------|
|----------|--------|---------------|---------------|------------|

WMCON Address = 96HReset Value = 0000 0010B

| | PS2 | PS1 | PS0 | EEMWE | EEMEN | DPS | WDTRST | WDTEN |
|-----|-----|-----|-----|-------|-------|-----|--------|-------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

| Symbol | Function |
|-----------------------|--|
| PS2 PS1 PS0 | Prescaler Bits for the Watchdog Timer. When all three bits are set to "0", the watchdog timer has a nominal period of 16 ms. When all three bits are set to "1", the nominal period is 2048 ms. |
| EEMWE | EEPROM Data Memory Write Enable Bit. Set this bit to "1" before initiating byte write to on-chip EEPROM with the MOVX instruction. User software should set this bit to "0" after EEPROM write is completed. |
| EEMEN | Internal EEPROM Access Enable. When EEMEN = 1, the MOVX instruction with DPTR will access on-chip EEPROM instead of external data memory. When EEMEN = 0, MOVX with DPTR accesses external data memory. |
| DPS | Data Pointer Register Select. DPS = 0 selects the first bank of Data Pointer Register, DP0, and DPS = 1 selects the second bank, DP1 |
| WDTRST RDY/ BSY | Watchdog Timer Reset and EEPROM Ready/Busy Flag. Each time this bit is set to "1" by user software, a pulse is generated to reset the watchdog timer. The WDTRST bit is then automatically reset to "0" in the next instruction cycle. The WDTRST bit is Write-Only. This bit also serves as the RDY/BSY flag in a Read-Only mode during EEPROM write. RDY/BSY = 1 means that the EEPROM is ready to be programmed. While programming operations are being executed, the RDY/BSY bit equals "0" and is automatically reset to "1" when programming is completed. |
| WDTEN | Watchdog Timer Enable Bit. WDTEN = 1 enables the watchdog timer and WDTEN = 0 disables the watchdog timer. |





Table 4. SPCR—SPI Control Register

| SPCR | SPCR Address = D5HReset Value = 0000 01XXB | | | | | | | | | |
|--------------|--|---|---------------------------------|--------------|-----------------|----------------------------------|--------------|----------------|--------------------|-----|
| | SF | νE | SPE | DORD | MSTR | CPOL | СРНА | SPR1 | SPR0 | |
| Bit | 7 | | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Symb | ol | Functio | n | | | | | | | |
| SPIE | | | | | | th the ES bit in disables SPI | | ter, enables S | SPI interrupts: SF | ЯΕ |
| SPE | | | ble. SPI = 1 e d P1.7. SPI = | | | | SS, MOSI, MI | SO and SCK | to pins P1.4, P1 | .5, |
| DORE |) | Data Or | der. DORD = | 1 selects LS | B first data tr | ansmission. D | ORD = 0 sel | ects MSB firs | t data transmissi | ion |
| MSTR | 1 | Master/Slave Select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects Slave SPI mode. | | | | l mode. | | | | |
| CPOL | - | Clock Polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not transmitting. Please refer to figure on SPI Clock Phase and Polarity Control. | | | | | ow | | | |
| СРНА | ١ | Clock Phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and slave. Please refer to figure on SPI Clock Phase and Polarity Control. | | | | | | | | |
| SPR0 SPR1 | | SPI Clock Rate Select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have no effect on the slave. The relationship between SCK and the oscillator frequency, $F_{OSC.}$, is as follows: SPR1SPR0SCK = $F_{OSC.}$ divided by 0 04 0 116 1 064 1 1128 | | | | | | | | |

Table 5. SPSR—SPI Status Register

| SPSR | SPSR Address = AAHReset Value = 00XX XXXXB | | | | | | | | |
|------|--|------|---|---|---|---|---|---|--|
| | SPIF | WCOL | _ | _ | _ | _ | _ | _ | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |

| Symbol | Function |
|--------|---|
| SPIF | SPI Interrupt Flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and ES = 1. The SPIF bit is cleared by reading the SPI status register with SPIF and WCOL bits set, and then accessing the SPI data register. |
| WCOL | Write Collision Flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF bit) are cleared by reading the SPI status register with SPIF and WCOL set, and then accessing the SPI data register. |



Timer 0 and 1

Timer 0 and Timer 1 in the AT89LS8252 operate the same way as Timer 0 and Timer 1 in the AT89C51, AT89C52 and AT89C55. For further information, see the October 1995 Microcontroller Data Book, page 2-45, section titled, "Timer/Counters."

Timer 2

Timer 2 is a 16 bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{12}$ in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 8.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

Table 8. Timer 2 Operating Modes

| RCLK + TCLK | CP/RL2 | TR2 | MODE |
|-------------|--------|-----|------------------------|
| 0 | 0 | 1 | 16-bit Auto-Reload |
| 0 | 1 | 1 | 16-bit Capture |
| 1 X | | 1 | Baud Rate Generator |
| Х | Х | 0 | (Off) |

Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16 bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 1.

Auto-Reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16 bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 9). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.




Figure 1. Timer 2 in Capture Mode



Figure 3. Timer 2 Auto Reload Mode (DCEN = 1)





Figure 4. Timer 2 in Baud Rate Generator Mode



0850C-MICRO-3/06

Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16 bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation (CP/T2 = 0). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

| Modes 1 and 3 | Oscillator Frequency |
|---------------|---|
| Baud Rate | $\overline{32 \times [65536 - (RCAP2H, RCAP2L)]}$ |

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16 bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.




Figure 5. Timer 2 in Clock-Out Mode

The interconnection between master and slave CPUs with SPI is shown in the following figure. The SCK pin is the clock output in the master mode but is the clock input in the slave mode. Writing to the SPI data register of the master CPU starts the SPI clock generator, and the data written shifts out of the MOSI pin and into the MOSI pin of the slave CPU. After shifting one byte, the SPI clock generator stops, setting the end of transmission flag (SPIF). If both the SPI interrupt enable bit (SPIE) and the serial port interrupt enable bit (ES) are set, an interrupt is requested.

The Slave Select input, $\overline{SS}/P1.4$, is set low to select an individual SPI device as a slave. When $\overline{SS}/P1.4$ is set high, the SPI port is deactivated and the MOSI/P1.5 pin can be used as an input.

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figures 8 and 9.




Figure 7. SPI Master-Slave Interconnection

*Not defined but normally MSB of character just received





Program Memory Lock Bits

The AT89LS8252 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random

value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly.

Once programmed, the lock bits can only be unprogrammed with the Chip Erase operations in either the parallel or serial modes.

Lock Bit Protection Modes ^{(1) (2)}

| Pre | Program Lock Bits | | Bits | |
|-----|-------------------|-----|------|---|
| | LB1 | LB2 | LB3 | Protection Type |
| 1 | 1 U U U | | U | No internal memory lock feature. |
| 2 | Р | U | U | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory. EA is sampled and latched on reset and further programming of the Flash memory (parallel or serial mode) is disabled. |
| 3 | Р | Р | U | Same as Mode 2, but parallel or serial verify are also disabled. |
| 4 | Р | Р | Р | Same as Mode 3, but external execution is also disabled. |

Notes: 1. U = Unprogrammed

2. P = Programmed

Programming the Flash and EEPROM

Atmel's AT89LS8252 Flash Microcontroller offers 8K bytes of in-system reprogrammable Flash Code memory and 2K bytes of EEPROM Data memory.

The AT89LS8252 is normally shipped with the on-chip Flash Code and EEPROM Data memory arrays in the erased state (i.e. contents = FFH) and ready to be programmed. This device supports a High-Voltage (12V) Parallel programming mode and a Low-Voltage (2.7V to 6V) Serial programming mode. The serial programming mode provides a convenient way to download the AT89LS8252 inside the user's system. The parallel programming mode is compatible with conventional third party Flash or EPROM programmers.

The Code and Data memory arrays are mapped via separate address spaces in the serial programming mode. In the parallel programming mode, the two arrays occupy one contiguous address space: 0000H to 1FFFH for the Code array and 2000H to 27FFH for the Data array.

The Code and Data memory arrays on the AT89LS8252 are programmed byte-by-byte in either programming mode. An auto-erase cycle is provided with the self-timed programming operation in the serial programming mode. There is no need to perform the Chip Erase operation to reprogram any memory location in the serial programming mode unless any of the lock bits have been programmed.

In the parallel programming mode, there is no auto-erase cycle. To reprogram any non-blank byte, the user needs to use the Chip Erase operation first to erase both arrays.

Parallel Programming Algorithm

To program and verify the AT89LS8252 in the parallel programming mode, the following sequence is recommended:

- Power-up sequence: Apply power between V_{CC} and GND pins. Set RST pin to "H". Apply a 3 MHz to 12 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
- Set PSEN pin to "L"
 ALE pin to "H"
 EA pin to "H" and all other pins to "H".
- 3. Apply the appropriate combination of "H" or "L" logic levels to pins P2.6, P2.7, P3.6, P3.7 to select one of the programming operations shown in the Flash Programming Modes table.
- Apply the desired byte address to pins P1.0 to P1.7 and P2.0 to P2.5.
 Apply data to pins P0.0 to P0.7 for Write Code operation.
- 5. Raise \overline{EA}/V_{PP} to 12V to enable Flash programming, erase or verification.
- 6. Pulse ALE/PROG once to program a byte in the Code memory array, the Data memory array or the lock bits. The byte-write cycle is self-timed and typically takes 1.5 ms.

- 7. To verify the byte just programmed, bring pin P2.7 to "L" and read the programmed data at pins P0.0 to P0.7.
- 8. Repeat steps 3 through 7 changing the address and data for the entire 2K or 8K bytes array or until the end of the object file is reached.
- 9. Power-off sequence:

Set XTAL1 to "L".

Set RST and \overline{EA} pins to "L".

Turn V_{CC} power off.

In the parallel programming mode, there is no auto-erase cycle and to reprogram any non-blank byte, the user needs to use the Chip Erase operation first to erase both arrays.

DATA Polling

The AT89LS8252 features DATA Polling to indicate the end of a write cycle. During a write cycle in the parallel or serial programming mode, an attempted read of the last byte written will result in the complement of the written datum on P0.7 (parallel mode), and on the MSB of the serial output byte on MISO (serial mode). Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin. DATA Polling may begin any time after a write cycle has been initiated.

Ready/Busy

The progress of byte programming in the parallel programming mode can also be monitored by the RDY/BSY output signal. Pin P3.4 is pulled Low after ALE goes High during programming to indicate BUSY. P3.4 is pulled High again when programming is done to indicate READY.

Program Verify

If lock bits LB1 and LB2 have not been programmed, the programmed Code or Data byte can be read back via the address and data lines for verification. The state of the lock bits can also be verified directly in the parallel programming mode. In the serial programming mode, the state of the lock bits can only be verified indirectly by observing that the lock bit features are enabled.

Chip Erase

Both Flash and EEPROM arrays are erased electrically at the same time. In the parallel programming mode, chip erase is initiated by using the proper combination of control signals and by holding ALE/PROG low for 10 ms. The Code and Data arrays are written with all "1"s in the Chip Erase operation.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 16 ms.

During chip erase, a serial read from any address location will return 00H at the data outputs.

Serial Programming Fuse

A programmable fuse is available to disable Serial Programming if the user needs maximum system security. The Serial Programming Fuse can only be programmed or erased in the Parallel Programming Mode.

The AT89LS8252 is shipped with the Serial Programming Mode enabled.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows:

(030H) = 1EH indicates manufactured by Atmel (031H) = 82H indicates 89LS8252

Programming Interface

Every code byte in the Flash and EEPROM arrays can be written, and the entire array can be erased, by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Serial Downloading

Both the Code and Data memory arrays can be programmed using the serial SPI bus while RST is pulled to V_{CC} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before program/erase operations can be executed.

An auto-erase cycle is built into the self-timed programming operation (in the serial mode ONLY) and there is no need to first execute the Chip Erase instruction unless any of the lock bits have been programmed. The Chip Erase operation turns the content of every memory location in both the Code and Data arrays into FFH.

The Code and Data memory arrays have separate address spaces:

0000H to 1FFFH for Code memory and 000H to 7FFH for Data memory.

Either an external system clock is supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/40 of the crystal frequency. With a 12 MHz oscillator clock, the maximum SCK frequency is 300 kHz.





Serial Programming Algorithm

To program and verify the AT89LS8252 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:

Apply power between V_{CC} and GND pins.

Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 12 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

- Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/ P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 40.
- 3. The Code or Data array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. The selected memory location is first automatically erased before

new data is written. The write cycle is self-timed and typically takes less than 2.5 ms at 5V and less than 10 ms at 2.7V.

- 4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal operation.

Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used). Set RST to "L".

Turn V_{CC} power off.

Serial Programming Instruction

The Instruction Set for Serial Programming follows a 3-byte protocol and is shown in the following table:

| | Input Format | | | |
|--------------------|--------------|----------------|-----------|--|
| Instruction | Byte 1 | Byte 2 | Byte 3 | Operation |
| Programming Enable | 1010 1100 | 0101 0011 | XXXX XXXX | Enable serial programming interface after RST goes high. |
| Chip Erase | 1010 1100 | xxxx x100 | XXXX XXXX | Chip erase both 8K & 2K memory arrays. |
| Read Code Memory | aaaa a001 | low addr | XXXX XXXX | Read data from Code memory array at the selected address. The 5 MSBs of the first byte are the high order address bits. The low order address bits are in the second byte. Data are available at pin MISO during the third byte. |
| Write Code Memory | aaaa a010 | low addr | data in | Write data to Code memory location at selected address. The address bits are the 5 MSBs of the first byte together with the second byte. |
| Read Data Memory | 00aa a101 | low addr | XXXX XXXX | Read data from Data memory array at selected address. Data are available at pin MISO during the third byte. |
| Write Data Memory | 00aa a110 | low addr | data in | Write data to Data memory location at selected address. |
| Write Lock Bits | 1010 1100 | ម៉ីឡីឡី x x111 | XXXX XXXX | Write lock bits. Set LB1, LB2 or LB3 = "0" to program lock bits. |

Instruction Set

Notes: 1. DATA polling is used to indicate the end of a write cycle which typically takes less than 10 ms at 2.7V.

2. "aaaaa" = high order address.

3. "x" = don't care.

Flash and EEPROM Parallel Programming Modes

| Mode | RST | PSEN | ALE/PROG | EA/V _{PP} | P2.6 | P2.7 | P3.6 | P3.7 | Data I/O P0.7:0 | Address P2.5:0 P1.7:0 |
|--------------------------|-----|------------------|------------------|--------------------|------|------|------|------|--------------------|--------------------------|
| Serial Prog. Modes | Н | h ⁽¹⁾ | h ⁽¹⁾ | x | | | | | | |
| Chip Erase | н | L | | 12V | н | L | L | L | x | x |
| Write (10K bytes) Memory | н | L | \mathbf{V} | 12V | L | н | н | н | DIN | ADDR |
| Read (10K bytes) Memory | Н | L | Н | 12V | L | L | н | Н | DOUT | ADDR |
| Write Lock Bits: | н | L | V | 12V | н | L | н | L | DIN | х |
| Bit - 1 | | | | | | | | | P0.7 = 0 | х |
| Bit - 2 | | | | | | | | | P0.6 = 0 | х |
| Bit - 3 | | | | | | | | | P0.5 = 0 | х |
| Read Lock Bits: | н | L | Н | 12V | Н | Н | L | L | DOUT | Х |
| Bit - 1 | | | | | | | | | @P0.2 | х |
| Bit - 2 | | | | | | | | | @P0.1 | х |
| Bit - 3 | | | | | | | | | @P0.0 | х |
| Read Atmel Code | н | L | Н | 12V | L | L | L | L | DOUT | 30H |
| Read Device Code | н | L | н | 12V | L | L | L | L | DOUT | 31H |
| Serial Prog. Enable | н | L | | 12V | L | н | L | Н | P0.0 = 0 | x |
| Serial Prog. Disable | н | L | | 12V | L | н | L | Н | P0.0 = 1 | x |
| Read Serial Prog. Fuse | н | L | Н | 12V | Н | Н | L | н | @P0.0 | Х |

Notes: 1. "h" = weakly pulled "High" internally.

2. Chip Erase and Serial Programming Fuse require a 10-ms PROG pulse. Chip Erase needs to be performed first before reprogramming any byte with a content other than FFH.

3. P3.4 is pulled Low during programming to indicate RDY/BSY.

4. "X" = don't care





AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and $\overline{PSEN} = 100 \text{ pF}$; load capacitance for all other outputs = 80 pF.

External Program and Data Memory Characteristics

| | | 12MHz C | Dscillator | Variable | | |
|---------------------|------------------------------------|---------|------------|--------------------------|--------------------------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| 1/t _{CLCL} | Oscillator Frequency | | | 0 | 12 | MHz |
| t _{LHLL} | ALE Pulse Width | 127 | | 2t _{CLCL} - 40 | | ns |
| t _{AVLL} | Address Valid to ALE Low | 43 | | t _{CLCL} - 40 | | ns |
| t _{LLAX} | Address Hold After ALE Low | 48 | | t _{CLCL} - 35 | | ns |
| t _{LLIV} | ALE Low to Valid Instruction In | | 233 | | 4t _{CLCL} - 100 | ns |
| t _{LLPL} | ALE Low to PSEN Low | 43 | | t _{CLCL} - 40 | | ns |
| t _{PLPH} | PSEN Pulse Width | 205 | | 3t _{CLCL} - 45 | | ns |
| t _{PLIV} | PSEN Low to Valid Instruction In | | 145 | | 3t _{CLCL} - 105 | ns |
| t _{PXIX} | Input Instruction Hold After PSEN | 0 | | 0 | | ns |
| t _{PXIZ} | Input Instruction Float After PSEN | | 59 | | t _{CLCL} - 25 | ns |
| t _{PXAV} | PSEN to Address Valid | 75 | | t _{CLCL} - 8 | | ns |
| t _{AVIV} | Address to Valid Instruction In | | 312 | | 5t _{CLCL} - 105 | ns |
| t _{PLAZ} | PSEN Low to Address Float | | 10 | | 10 | ns |
| t _{RLRH} | RD Pulse Width | 400 | | 6t _{CLCL} - 100 | | ns |
| t _{WLWH} | WR Pulse Width | 400 | | 6t _{CLCL} - 100 | | ns |
| t _{RLDV} | RD Low to Valid Data In | | 252 | | 5t _{CLCL} - 165 | ns |
| t _{RHDX} | Data Hold After RD | 0 | | 0 | | ns |
| t _{RHDZ} | Data Float After RD | | 97 | | 2t _{CLCL} - 70 | ns |
| t _{LLDV} | ALE Low to Valid Data In | | 517 | | 8t _{CLCL} - 150 | ns |
| t _{AVDV} | Address to Valid Data In | | 585 | | 9t _{CLCL} - 165 | ns |
| t _{LLWL} | ALE Low to RD or WR Low | 200 | 300 | 3t _{CLCL} - 50 | 3t _{CLCL} + 50 | ns |
| t _{AVWL} | Address to RD or WR Low | 203 | | 4t _{CLCL} - 130 | | ns |
| t _{QVWX} | Data Valid to WR Transition | 23 | | t _{CLCL} - 60 | | ns |
| t _{QVWH} | Data Valid to WR High | 433 | | 7t _{CLCL} - 150 | | ns |
| t _{WHQX} | Data Hold After WR | 33 | | t _{CLCL} - 50 | | ns |
| t _{RLAZ} | RD Low to Address Float | | 0 | | 0 | ns |
| t _{WHLH} | RD or WR High to ALE High | 43 | 123 | t _{CLCL} - 40 | t _{CLCL} + 40 | ns |


AT89LS8252

Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for V_{CC} = 2.7V to 6V and Load Capacitance = 80 pF.

| | | 12 MHz | Oscillator | Variable | | |
|-------------------|---|--------|------------|---------------------------|---------------------------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{XLXL} | Serial Port Clock Cycle Time | 1.0 | | 12t _{CLCL} | | μs |
| t _{QVXH} | Output Data Setup to Clock Rising Edge | 700 | | 10t _{CLCL} - 133 | | ns |
| t _{XHQX} | Output Data Hold After Clock Rising Edge | 50 | | 2t _{CLCL} - 117 | | ns |
| t _{XHDX} | Input Data Hold After Clock Rising Edge | 0 | | 0 | | ns |
| t _{XHDV} | Clock Rising Edge to Input Data Valid | | 700 | | 10t _{CLCL} - 133 | ns |

Shift Register Mode Timing Waveforms




AC Testing Input/Output Waveforms ⁽¹⁾



Notes: 1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

Float Waveforms ⁽¹⁾



Notes: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.



Ordering Information

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|----------------|-----------------|---|--------------------|-------------------------------|
| 12 | 2.7V to 6.0V | AT89LS8252-12AC AT89LS8252-12JC AT89LS8252-12PC | 44A 44J 40P6 | Commercial (0°C to 70°C) |
| | 2.7V to 6.0V | AT89LS8252-12AI AT89LS8252-12JI AT89LS8252-12PI | 44A 44J 40P6 | Industrial (-40°C to 85°C) |


| Package Type | | | | | |
|--------------|--|--|--|--|--|
| 44 A | 44 Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) | | | | |
| 44J | 44 Lead, Plastic J-Leaded Chip Carrier (PLCC) | | | | |
| 40P6 | 40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | | | |






Packaging Information

44A – TQFP



32 AT89LS8252


44J – PLCC







40P6 - PDIP





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High-Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.