E·XFL

NXP USA Inc. - SAA7706H/N210,518 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details	
Product Status	Obsolete
Туре	Car Signal Processor
Interface	I ² C, I ² S, LSB, SPDIF
Clock Rate	-
Non-Volatile Memory	-
On-Chip RAM	-
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	80-PQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/saa7706h-n210-518

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CONTEN	TS	8.13	I ² C-bus control (pins SCL and SDA)
		8.14	Digital serial inputs/outputs and SPDIF inputs
1	FEATURES	8.14.1	General description digital serial audio
1.1	Hardware	8.14.2	inputs/outputs General description SPDIF inputs (SPDIF1 and
1.2	Software	0.14.2	SPDIF2)
2	APPLICATIONS	8.14.3	Digital data stream formats
3	GENERAL DESCRIPTION	8.15	RDS demodulator (pins RDS_CLOCK
4	QUICK REFERENCE DATA		and RDS_DATA)
5	ORDERING INFORMATION	8.15.1	Clock and data recovery
6	BLOCK DIAGRAM	8.15.2	Timing of clock and data signals
7	PINNING	8.15.3 8.15.4	Buffering of RDS data Buffer interface
8	FUNCTIONAL DESCRIPTION	8.16	DSP reset
		8.17	Test mode connections (pins TSCAN, RTCB
8.1 8.1.1	Analog front-end		and SHTCB)
8.1.1 8.1.2	The realization of common mode input with AIC Realization of the auxiliary input with volume	9	I ² C-BUS FORMAT
0	control	9.1	Addressing
8.1.3	Realization of the FM input control	9.2	Slave address (pin A0)
8.1.4	Pins VDACN1, VDACN2 and VDACP	9.3	Write cycles
8.1.5	Pin VREFAD	9.4	Read cycles
8.1.6	Supply of the analog inputs	9.5	SAA7706H hardware registers
8.2	The signal audio path for input signals CD,	9.5.1	SAA7706H DSPs registers
	TAPE, AUX, PHONE, NAV and AM	9.6	I ² C-bus memory map specification
8.3 8.4	Signal path for level information Signal path from FM_MPX input to IAC and	10	LIMITING VALUES
0.4	stereo decoder	11	THERMAL CHARACTERISTICS
8.4.1	Noise level	12	CHARACTERISTICS
8.4.2	Mono or stereo switching	13	RDS AND I ² S-BUS TIMING
8.4.3	The automatic lock system	14	I ² C-BUS TIMING
8.5 8.6	DCS clock The Interference Absorption Circuit (IAC)	15	SOFTWARE DESCRIPTION
8.6.1	General description		
8.7	The Filter Stream DAC (FSDAC)	16	APPLICATION DIAGRAM
8.7.1	Interpolation filter	17	PACKAGE OUTLINE
8.7.2	Noise shaper	18	SOLDERING
8.7.3	Function of pin POM	18.1	Introduction to soldering surface mount
8.7.4	Power-off plop suppression		packages
8.7.5	Pin VREFDA for internal reference	18.2	Reflow soldering
8.7.6 8.8	Supply of the filter stream DAC Clock circuit and oscillator	18.3	Wave soldering
8.8.1	Supply of the crystal oscillator	18.4	Manual soldering Suitability of surface mount IC packages for
8.9	The phase-locked loop circuit to generate the	18.5	wave and reflow soldering methods
0 10	DSPs and other clocks	19	DATA SHEET STATUS
8.10 8.11	Supply of the digital part (V _{DDD3V1} to V _{DDD3V4}) CL_GEN, audio clock recovery block	20	DEFINITIONS
8.12	External control pins	21	DISCLAIMERS
8.12.1	DSP1	22	PURCHASE OF PHILIPS I ² C COMPONENTS
8.12.2	DSP2	<u> </u>	

SAA7706H

7 PINNING

SYMBOL	PIN	PIN TYPE	DESCRIPTION
VDACP	1	apio	positive reference voltage ADC1, ADC2, ADC3 and level-ADC
VDACN1	2	apio	ground reference voltage ADC1
LEVEL	3	apio gsmcap	LEVEL input pin; via this pin the level of the FM signal or level of the AM signal is fed to the DSP1; the level information is used in the DSP1 for dynamic signal processing
NAV_GND	4	apio gsmcap	common mode reference input pin of the navigation signal (pin AM_L/NAV)
POM	5	apio	power-on mute of the QFSDAC; timing is determined by an external capacitor
RRV	6	apio	rear; right audio output of the QFSDAC
AUX_L	7	apio	left channel of analog AUX input
AUX_R	8	apio	right channel of analog AUX input
RLV	9	apio	rear; left audio output of the QFSDAC
V _{SSA2}	10	VSSCO	ground supply analog part of the QFSDAC and SPDIF bitslicer
V _{DDA2}	11	vddco	positive supply analog part of the QFSDAC and SPDIF bitslicer
VREFDA	12	apio	voltage reference of the analog part of QFSDAC
FRV	13	apio	front; right audio output of the QFSDAC
CD_R_GND	14	apio	common-mode reference input pin for analog CD_R or TAPE_R in the event of separated ground reference pins for left and right are used
DSP2_INOUT2	15	bpts5thdt5v	flag input/output 2 of the DSP2-core (DSP2-flag) I ² C-bus configurable
FLV	16	apio	front; left audio voltage output of the QFSDAC
DSP2_INOUT1	17	bpts5thdt5v	flag input/output 1 of the DSP2-core (DSP2-flag) I ² C-bus configurable
DSP2_INOUT3	18	bpts5thdt5v	flag input/output 3 of the DSP2-core (DSP2-flag) I ² C-bus configurable
DSP2_INOUT4	19	bpts5thdt5v	flag input/output 4 of the DSP2-core (DSP2-flag) I ² C-bus configurable
LOOPO	20	bpts5tht5v	SYSCLK output (256fs)
TP1	21	ipthdt5v	for test purpose only; this pin may be left open or connected to ground
V _{DDD3V7}	22	vdde	positive supply (peripheral cells only)
V _{SSD3V7}	23	vsse	ground supply (peripheral cells only)
SPDIF2	24	apio	SPDIF input 2; can be selected instead of SPDIF1 via I ² C-bus bit
SPDIF1	25	apio	SPDIF input 1; can be selected instead of SPDIF2 via I ² C-bus bit
SYSFS	26	ipthdt5v	system fs clock input
CD_WS	27	ipthdt5v	digital CD-source word select input; I ² S-bus or LSB-justified format
CD_DATA	28	bpts10thdt5v	digital CD-source left-right data input; I ² S-bus or LSB-justified format
CD_CLK	29	ipthdt5v	digital CD-source clock input I ² S-bus or LSB-justified format
IIS_CLK	30	ots10ct5v	clock output for external I ² S-bus receiver; for example headphone or subwoofer
IIS_IN1	31	ipthdt5v	data 1 input for external I ² S-bus transmitter; e.g. audio co-processor
IIS_IN2	32	ipthdt5v	data 2 input for external I ² S-bus transmitter; e.g. audio co-processor
IIS_WS	33	ots10ct5v	word select output for external I ² S-bus receiver; for example headphone or subwoofer
IIS_OUT1	34	ots10ct5v	data 1 output for external I ² S-bus receiver or co-processor
IIS_OUT2	35	ots10ct5v	data 2 output for external I ² S-bus receiver or co-processor

VssDave 37 vsse ground supply (peripheral cells only) DSP1_IN1 38 bpts10tht5v flag input 2 of the DSP1-core DSP1_UT1 40 op4mc flag output 1 of the DSP1-core DSP1_OUT2 41 op4mc flag output 1 of the DSP1-core DSP_RESET 42 ipth45v general reset of chip (active LOW) RTCB 43 ipth45v synchronous reset test control block; connect to ground (internal pull-down) SHTCB 44 ipth45v ssinchronous reset test control block (internal pull-down) Vpccovs 46 vsse ground supply (peripheral cells only) Vpccovs 47 vsse ground supply (core only) Vssbov1 49 vssis ground supply (core only) Vssbov2 51 vddo positive supply (core only) Vssbov3 52 vddco positive supply (core only) Vssbov4 54 vssis ground supply (core only) Vssbov4 54 vssis ground supply (core only) Vssbov4 54 vssis	SYMBOL	PIN	PIN TYPE	DESCRIPTION
DSP1_IN1 38 bpts10thdts/ flag input 1 of the DSP1-core DSP1_IN2 39 bpts10thdts/ bpts10thdts/ the put 2 of the DSP1-core DSP1_OUT1 40 op4mc flag output 2 of the DSP1-core DSP_RESET 42 ipthdts/ ipthdts/ pull-down) rest to hte DSP1-core DSP_RESET 42 ipthdts/ ipthdts/ pull-down) asynchronous reset test control block; connect to ground (internal pull-down) SHTCB 44 ipthdts/ ipthdts/ scan control active high (internal pull-down) VDDDM/s 46 vd6e positive supply (peripheral cells only) Vssosvs 47 vsse ground supply (core only) VbpDDM/s 48 vddi positive supply (core only) Vssosvs 50 vsso ground supply (core only) Vssosv 51 vddco positive supply (core only) Vssosv3 52 vddco positive supply (core only) Vssosv3 53 vsscs ground supply (core only) Vssosv3 53 vsscs ground supply (core only) Vssosv3 54 vssis g	V _{DDD3V6}	36	vdde	positive supply (peripheral cells only)
DSP1_IN2 39 bpts10thdt5v flag input 2 of the DSP1-core DSP1_OUT1 40 op4mc flag output 1 of the DSP1-core DSP1_OUT2 41 op4mc flag output 2 of the DSP1-core DSP_RESET 42 ipthdfsv general reset of chip (active LOW) RTCB 43 ipthdfsv saynchronous reset test control block; connect to ground (internal pull-down) STCAN 45 ipthdfsv scan control active high (internal pull-down) VDD3V5 46 vdde positive supply (peripheral cells only) Vsstavs 47 vsse ground supply (core only) Vsstavs 47 vsse ground supply (core only) Vsstavz 50 vssco ground supply (core only) Vsstavz 50 vssco ground supply (core only) Vsstavz 51 vddco positive supply (core only) Vsstavz 52 vddco positive supply (core only) Vsstavz 53 vssco ground supply (core only) Vsstavz 54 vssis ground s	V _{SSD3V6}	37	vsse	ground supply (peripheral cells only)
DSP1_OUT1 40 op4mc flag output 1 of the DSP1-core DSP1_OUT2 41 op4mc flag output 2 of the DSP1-core DSP_RESET 42 iptufsv general reset of chip (active LOW) RTCB 43 ipthdfsv asynchronous reset test control block; connect to ground (internal pull-down) SHTCB 44 ipthdfsv ssint clock test control block (internal pull-down) YDDD3v5 46 vdde positive supply (peripheral cells only) VDDD3v1 48 vdde positive supply (core only) VSBD3v1 49 vssis ground supply (core only) VSDD3v1 48 vddc positive supply (core only) VSDD3v1 48 vddc positive supply (core only) VDDD3v2 50 vssco ground supply (core only) VSDD3v2 50 vssco ground supply (core only) VDDD3v3 52 vddc positive supply (core only) VSDD3v4 54 vssis ground supply (core only) VSDD3v4 54 vssis ground suppl	DSP1_IN1	38	bpts10thdt5v	flag input 1 of the DSP1-core
DSP1_OUT2 41 op4mc flag output 2 of the DSP1-core DSP_RESET 42 iptut5v general reset of chip (active LOW) RTCB 43 ipthdt5v asynchronous reset test control block; connect to ground (internal pull-down) SHTCB 44 ipthdt5v shift clock test control block (internal pull-down) TSCAN 45 ipthdt5v scan control active high (internal pull-down) VDD03v5 46 vdde positive supply (peripheral cells only) VBSD3v5 47 vsse ground supply (core only) VBD03v1 48 vddi positive supply (core only) VSBD3v2 50 vssco ground supply (core only) VBD03v3 52 vddco positive supply (core only) VDD03v3 53 vssco ground supply (core only) VBD03v3 53 vssco ground supply (core only) VBD03v4 55 vddi positive supply (core only) VBD03v4 55 vddi positive supply (core only) VBD03v4 56 ipthdt5v	DSP1_IN2	39	bpts10thdt5v	flag input 2 of the DSP1-core
DSP_RESET 42 iputs/v general reset of chip (active LOW) RTCB 43 ipthdt5v asynchronous reset test control block; connect to ground (internal pull-down) SHTCB 43 ipthdt5v ssnchronous reset test control block (internal pull-down) SHTCB 44 ipthdt5v scan control active high (internal pull-down) VpDD3v5 46 vdde positive supply (peripheral cells only) Vsscovs 47 vsse ground supply (core only) Vsscovs 47 vssis ground supply (core only) Vsscovs 50 vssco ground supply (core only) Vsscovs 50 vssco ground supply (core only) Vsscovs 52 vddo positive supply (core only) Vsscovs 53 vssco ground supply (core only) Vsscovs 55 vddi positive supply (core only) Vsscovs 55 vddi positive supply (core only) Vsscovs 55 vddi positive supply (core only) Vsscovs ground supply (core only)	DSP1_OUT1	40	op4mc	flag output 1 of the DSP1-core
RTCB43ipthdt5vasynchronous reset test control block; connect to ground (internal pull-down)SHTCB44ipthdt5vshift clock test control block (internal pull-down)TSCAN45ipthdt5vscan control active high (internal pull-down)VpDD3v546vddepositive supply (peripheral cells only)VsbD3v547vsseground supply (peripheral cells only)VsbD3v148vddipositive supply (core only)VsbD3v250vsscoground supply (core only)VsbD3v352vddcopositive supply (core only)VbDD3v352vddcopositive supply (core only)VbDD3v453vsscoground supply (core only)VbD3v454vssisground supply (core only)VbD3v455vddipositive supply (core only)XbD3v458iic400kt5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busSDS_CLOCK59bpts10tht5vcardid ata system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVs(soc)65vddo </td <td>DSP1_OUT2</td> <td>41</td> <td>op4mc</td> <td>flag output 2 of the DSP1-core</td>	DSP1_OUT2	41	op4mc	flag output 2 of the DSP1-core
SHTCBpuli-down)SHTCB44ipthdt5vshift clock test control block (internal puli-down)TSCAN45ipthdt5vscan control active high (internal puli-down)VDDD3v546vddepositive supply (peripheral cells only)VSSD3v547vsseground supply (peripheral cells only)VSSD3v148vddipositive supply (core only)VDD3v148vddipositive supply (core only)VSSD3v250vsscoground supply (core only)VDDD3v251vddcopositive supply (core only)VDDD3v352vddcopositive supply (core only)VDDD3v353vsscoground supply (core only)VSD3v454vssisground supply (core only)VDD3v455vddipositive supply (core only)A056ipthdt5vserial data input/output I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpt10tht5vfadio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61ipth5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS input <td>DSP_RESET</td> <td>42</td> <td>iptut5v</td> <td>general reset of chip (active LOW)</td>	DSP_RESET	42	iptut5v	general reset of chip (active LOW)
TSCAN45ipthdt5vscan control active high (internal pull-down)VDDD3V546vddepositive supply (peripheral cells only)VDD3V546vddepositive supply (peripheral cells only)VDD3V148vddipositive supply (core only)VDD3V149vssisground supply (core only)VDD3V250vsscoground supply (core only)VDD3V251vddcopositive supply (core only)VDD3V352vddcopositive supply (core only)VDD3V353vsscoground supply (core only)VSB3V454vssisground supply (core only)VDD3V355vddipositive supply (core only)VDD3V454vssisground supply (core only)VDD3V455vddipositive supply (core only)VDD3V455vddipositive supply (core only)VDD3V456ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57ipthdt5vserial clock input I²C-busRDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVSigosc)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator outputVDposc)	RTCB	43	ipthdt5v	
VDDD3V5 46 Vdde positive supply (peripheral cells only) VSD3V5 47 vsse ground supply (peripheral cells only) VDD3V1 48 vddi positive supply (core only) VSD3V1 49 vssis ground supply (core only) VSD3V1 49 vssco ground supply (core only) VSD3V2 50 vssco ground supply (core only) VDD3V3 51 vddco positive supply (core only) VDD3V3 52 vddco positive supply (core only) VSD3V4 54 vssis ground supply (core only) VDD3V4 55 vddi positive supply (core only) VDD3V4 56 ipthd5v slave sub-address I2C-bus selection or serial data input test control block SCL 57 iptht5v serial data input/output I2C-bus RDS_CLOCK 59 bpts10th5v radio data system data output RDS_DATA 60 ops10c radio data system data output VScosc) 62 vssco ground supply (crystal oscillator only) </td <td>SHTCB</td> <td>44</td> <td>ipthdt5v</td> <td>shift clock test control block (internal pull-down)</td>	SHTCB	44	ipthdt5v	shift clock test control block (internal pull-down)
Vssoavs 47 vsse ground supply (peripheral cells only) Vsboav1 48 vddi positive supply (core only) Vssoav2 50 vssco ground supply (core only) Vsboav2 50 vssco ground supply (core only) Vpboav2 51 vddco positive supply (core only) Vpboav2 51 vddco positive supply (core only) Vpboav2 53 vssco ground supply (core only) Vsboav3 53 vssco ground supply (core only) Vsboav4 54 vssis ground supply (core only) Vsboav4 55 vddi positive supply (core only) Vsboav4 55 vddi positive supply (core only) A0 56 ipthdt5v slave sub-address I ² C-bus SDA 58 iic400kt5v serial clock input I ² C-bus RDS_CLOCK 59 bpts10th5v radio data system bit clock output or RDS external clock input I ² C-bus bit controlled RDS_CLOCK 52 vssco ground supply (crystal oscillator only) <td>TSCAN</td> <td>45</td> <td>ipthdt5v</td> <td>scan control active high (internal pull-down)</td>	TSCAN	45	ipthdt5v	scan control active high (internal pull-down)
VssD3V547vsseground supply (peripheral cells only)VDDD3V148vddipositive supply (core only)VSD3V149vssisground supply (core only)VSD3V149vssisground supply (core only)VSD3V250vsscoground supply (core only)VDDD3V251vddcopositive supply (core only)VDDD3V352vddcopositive supply (core only)VSDD3V353vsscoground supply (core only)VSD3V454vssisground supply (core only)VDD3V455vddipositive supply (core only)A056ipthdf5vslave sub-address I²C-bus selection or serial data input test control blockSCL57ipthtf5vserial clock input I²C-busRDS_CLOCK59bpts10thf5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61ipthf5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVscosc)62vsscoground supply (crystal oscillator only)OSC_OUT64apiocrystal oscillator inputOSC_OUT64apiocrystal oscillator outputM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pi	V _{DDD3V5}	46	vdde	positive supply (peripheral cells only)
VbDD3V148vddipositive supply (core only)VssD3V149vssisground supply (core only)VssD3V250vsscoground supply (core only)VbDD3V251vddcopositive supply (core only)VbDD3V352vddcopositive supply (core only)VssD3V353vsscoground supply (core only)VsbD3V454vssisground supply (core only)VsbD3V455vddipositive supply (core only)A056ipthdf5vslave sub-address I²C-bus selection or serial data input test control blockSCL57ipthdf5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61ipthf5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVbD(osc)65vddcopositive supply (crystal oscillator only)AM_L/NAW66apiocrystal oscillator inputAM_L/NAW67apio gsmcapright channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog TAPE inputTAPE_L70apio gsmcapright channel of analog CD inputPHONE <t< td=""><td></td><td>47</td><td>vsse</td><td>ground supply (peripheral cells only)</td></t<>		47	vsse	ground supply (peripheral cells only)
VssD3V149vssisground supply (core only)VssD3V250vsscoground supply (core only)VDDD3V251vddcopositive supply (core only)VDD3V352vddcopositive supply (core only)VssD3V353vsscoground supply (core only)VssD3V454vssisground supply (core only)VDD3V455vddipositive supply (core only)VDD3V455vddipositive supply (core only)A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57ipthd5vserial data input/output I²C-busSDA58lic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10tht5vradio data system data outputRDS_DATA60ops10cradio data system data outputSEL_FR61ipthf5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVss(OSC)62vsscoground supply (crystal oscillator only)OSC_OUT64apiocrystal oscillator inputVD(OSC)65vddcopositive supply (crystal oscillator only)AM_L/NAV67apio gsmcapright channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapleft channel Am audio frequency or input of common mode navigation signal; analog input pinTAPE_L69apio gsmcapleft channel of analog TAPE inputTAPE_L <td></td> <td>48</td> <td>vddi</td> <td>positive supply (core only)</td>		48	vddi	positive supply (core only)
VSSD3V250vsscoground supply (core only)VDDD3V251vddcopositive supply (core only)VDDD3V352vddcopositive supply (core only)VSSD3V353vsscoground supply (core only)VSD3V454vssisground supply (core only)VDDD3V455vddipositive supply (core only)A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57ipthdt5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10ht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vserial oscillator inputVss(osc)62vsscoground supply (crystal oscillator only)OSC_OUT64apiocrystal oscillator inputOSC_OUT66vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog		49	vssis	ground supply (core only)
VDDD3V352vddcopositive supply (core only)VSDD3V353vsscoground supply (core only)VSD3V454vssisground supply (core only)VDD3V455vddipositive supply (core only)A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57ipthdt5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVss(osc)62vsscoground supply (crystal oscillator only)OSC_OUT64apiocrystal oscillator outputVD(OSC)65vddcopositive supply (crystal oscillator only)AM_L/NAV67apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog TAPE inputPHONE71apio gsmcapright channel of analog CD input	V _{SSD3V2}	50	vssco	ground supply (core only)
VDDD3V352vddcopositive supply (core only)VSD03V353vsscoground supply (core only)VSD03V454vssisground supply (core only)VDDD3V455vddipositive supply (core only)A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57ipthdt5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVSGOSC)62vsscoground supply (crystal oscillator only)OSC_OUT64apiocrystal oscillator outputVD0OSC)65vddcopositive supply (crystal oscillator only)AM_L/NAV66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog TAPE inputPHONE71apio gsmcapright channel of analog CD input	V _{DDD3V2}	51	vddco	positive supply (core only)
VssD3V353vsscoground supply (core only)VssD3V454vssisground supply (core only)VDD03V455vddipositive supply (core only)A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57iptht5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10th5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVss(OSC)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator outputVDD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapright channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog CD inputPHONE71apio gsmcapright channel of analog CD inputPHONE71apio gsmcapright channel of analog CD input		52	vddco	positive supply (core only)
VSSD3V454vssisground supply (core only)VDDD3V455vddipositive supply (core only)A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57iptht5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10th5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVSs(OSC)62vsscoground supply (crystal oscillator only)OSC_OUT64apiocrystal oscillator outputVDD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapright channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog CD inputPHONE71apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin		53	vssco	ground supply (core only)
VDDD3V455vddipositive supply (core only)A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57iptht5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVSs(OSC)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator outputVDD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or input of common mode navigation signal; analog input pinAM_L/NAV67apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog TAPE inputCD_R70apio gsmcapright channel of analog TAPE inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin		54	vssis	ground supply (core only)
A056ipthdt5vslave sub-address I²C-bus selection or serial data input test control blockSCL57iptht5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVss(OSC)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator outputVD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation 		55	vddi	positive supply (core only)
SCL57iptht5vserial clock input I²C-busSDA58iic400kt5vserial data input/output I²C-busRDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVSS(OSC)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator outputVD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel of analog TAPE inputTAPE_L69apio gsmcapright channel of analog TAPE inputCD_R70apio gsmcapcommon mode PHONE signal, analog input pin	A0	56	ipthdt5v	slave sub-address I ² C-bus selection or serial data input test control block
RDS_CLOCK59bpts10tht5vradio data system bit clock output or RDS external clock input I²C-bus bit controlledRDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVss(osc)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator outputOSC_OUT64apiocrystal oscillator outputVb(osc)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	SCL	57	iptht5v	
RDS_DATA60ops10cradio data system data outputSEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVSS(OSC)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator inputOSC_OUT64apiocrystal oscillator outputVD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	SDA	58	iic400kt5v	serial data input/output I ² C-bus
SEL_FR61iptht5vAD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS inputVSS(OSC)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator inputOSC_OUT64apiocrystal oscillator outputVD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	RDS_CLOCK	59	bpts10tht5v	
Vss(OSC)62vsscoground supply (crystal oscillator only)OSC_IN63apiocrystal oscillator inputOSC_OUT64apiocrystal oscillator outputVDD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapleft channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	RDS_DATA	60	ops10c	radio data system data output
OSC_IN63apiocrystal oscillator inputOSC_OUT64apiocrystal oscillator outputV_DD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapleft channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	SEL_FR	61	iptht5v	AD input selection switch to enable high ohmic FM_MPX input at fast tuner search on FM_RDS input
OSC_OUT64apiocrystal oscillator outputV_DD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapleft channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	V _{SS(OSC)}	62	vssco	ground supply (crystal oscillator only)
VDD(OSC)65vddcopositive supply (crystal oscillator only)AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapleft channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	OSC_IN	63	apio	crystal oscillator input
AM_R/AM66apio gsmcapright channel AM audio frequency or AM input in the event of mono; analog input pinAM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapleft channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	OSC_OUT	64	apio	crystal oscillator output
AM_L/NAV67apio gsmcapleft channel AM audio frequency or input of common mode navigation signal; analog input pinTAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapleft channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	V _{DD(OSC)}	65	vddco	positive supply (crystal oscillator only)
TAPE_R68apio gsmcapright channel of analog TAPE inputTAPE_L69apio gsmcapleft channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	AM_R/AM	66	apio gsmcap	
TAPE_L69apio gsmcapleft channel of analog TAPE inputCD_R70apio gsmcapright channel of analog CD inputPHONE71apio gsmcapcommon mode PHONE signal, analog input pin	AM_L/NAV	67	apio gsmcap	
CD_R 70 apio gsmcap right channel of analog CD input PHONE 71 apio gsmcap common mode PHONE signal, analog input pin	TAPE_R	68	apio gsmcap	right channel of analog TAPE input
PHONE 71 apio gsmcap common mode PHONE signal, analog input pin	TAPE_L	69	apio gsmcap	left channel of analog TAPE input
	CD_R	70	apio gsmcap	right channel of analog CD input
CD_L 72 apio gsmcap left channel of analog CD input	PHONE	71	apio gsmcap	common mode PHONE signal, analog input pin
	CD_L	72	apio gsmcap	left channel of analog CD input

8 FUNCTIONAL DESCRIPTION

8.1 Analog front-end

The analog front-end consists of two identical sigma-delta stereo ADCs (ADC1 and ADC2) with several input control blocks for handling common mode signals and acting as input selector. A mono version (ADC3) is added for handling RDS signals. Also a first-order sigma-delta ADC for tuner level information is incorporated.

The switches S1 and S2 select (see Fig.3) between the FM_MPX/FM_RDS and the CD, TAPE, AUX, AM, PHONE and NAV connection to ADC1 and ADC2. The inputs CD, TAPE, AUX, AM, PHONE and NAV can be selected with the audio input controls (AIC1/2). The ground reference (G0 and G1) can be selected to be able to handle common mode signals for CD or TAPE. The ground reference G0 is connected to an external pin and G1 is internally referenced (see Fig.4).

The PHONE and NAV inputs have their own CMRR input stage and can be redirected to ADC1/2 via the Audio Input Control (AIC). For pin compatibility with SAA7704, SAA7705 and SAA7708 the AM is combined with the NAV input. It is also possible to directly mix PHONE or NAV (controlled with MIXC) with the front FSDAC channels after volume control. The FM inputs (FM_MPX/FM_RDS) can be selected with external pin SEL_FR. The FM and RDS input sensitivity can be adjusted with VOLFM and VOLRDS via I²C-bus.

SAA7706H

Product specification

8.1.4 PINS VDACN1, VDACN2 AND VDACP

These pins are used as negative and positive reference for the ADC1, 2, 3 and the level-ADC. They have to be directly connected to the V_{SSA1} and filtered V_{DDA1} for optimal performance (see Figs 25 and 26).

8.1.5 PIN VREFAD

Via this pin the midref voltage of the ADCs is filtered. This midref voltage is used as half supply voltage reference of the ADCs. External capacitors (connected to V_{SSA1}) prevent crosstalk between switch cap DACs of the ADCs and buffers and improves the power supply rejection ratio of all components. This pin is also used in the application as reference for the inputs TAPE and CD (see Fig.4). The voltage on pin VREFAD is determent by the voltage on pins VDACP and VDACN1 or VDACN2 and is found as:

$$V_{\text{VREFAD}} = \frac{V_{\text{VDACP}} - V_{\text{VDACN1,2}}}{2}$$

8.1.6 SUPPLY OF THE ANALOG INPUTS

The analog input circuit has separate power supply connections to allow maximum filtering. These pins are V_{SSA1} for the analog ground and V_{DDA1} for the analog power supply.

8.2 The signal audio path for input signals CD, TAPE, AUX, PHONE, NAV and AM

The left and right channels are converted and down-sampled by the ADF1_a, ADF1_b. This data stream is converted into a serial format and fed to the DSP1 and DSP2 source selectors. In Figs 7 and 8 the overall and detailed frequency response curves of the analog-to-digital audio decimation path based on a 44.1 kHz sample frequency are shown.




Fig.7 Overall frequency response curve analog-to-digital audio path decimation based on a 44.1 kHz sample frequency.

2001 Mar 05

filters. These decimation filters are switched by means of the I²C-bus bit wide narrow in the wide or narrow band position. In the event of FM reception it must be in the narrow position. 0 α (dB) -20


Car radio Digital Signal Processor (DSP)

8.4 Signal path from FM_MPX input to IAC and stereo decoder

The FM_MPX signal is after selection available at one of three ADCs (ADC1, 2 and 3). The multiplex FM signal is converted to the digital domain in ADC1, 2 and 3 through a bitstream ADC. Improved performance for FM stereo can be achieved by means of adapting the noise shaper curve of the ADC to a higher bandwidth.

The first decimation takes place in two down-sample


After selection of one of the ADCs, the FM_MPX path it is followed by the IAC and the FM stereo decoder. One of the two MPX filter outputs contains the multiplex signal with a frequency range of 0 to 60 kHz. The overall low-pass frequency response of the decimation filters is shown in Fig.10.



8.4.1 NOISE LEVEL

The high-pass 1 (HP1 or narrow band noise level filter) output of the second MPX decimation filter in a band from 60 kHz to 120 kHz is detected with an envelope detector and decimated to a frequency of 38 kHz. The response time of the detector is 100 μ s. Another option is the high-pass 2 (HP2 or wide band noise level filter). This output of the first MPX decimation filter is in a band from 60 to 240 kHz. It has the same properties and is also decimated to the same 38 kHz. Which of the signals is used (HP1 or HP2) is determined by the I²C-bus bit sel_nsdec.

The resulting noise information is rectified and has a word length of 10 bits. This means that the lowest and/or the highest possible level is not used. The noise level can be detected and filtered in the DSP1-core and be used to optimize the FM weak signal processing. The transfer curves of both filters before decimation are shown in Fig.12.




8.4.2 MONO OR STEREO SWITCHING

The DCS block uses a sample rate converter to derive from the XTAL clock, via a PLL, a 512 multiple of 19 kHz (9.728 MHz). In the event of mono reception the DCS circuit generates a preset frequency of n \times 19 kHz ±2 Hz. In the event of stereo reception the frequency is exactly n \times 19 kHz (DCS locked to N \times pilot tone). The detection of the pilot and the stereo indication is done in the DSP program.

8.4.3 THE AUTOMATIC LOCK SYSTEM

The VCO of the DCS block will be at 19 kHz \pm 2 Hz exact based in the event of no-pilot FM_MPX reception or in the event of only RDS reception. In the event of stereo reception the phase error is zero for a pilot tone with a frequency of exactly 19 kHz.

SAA7706H



8.8.1 SUPPLY OF THE CRYSTAL OSCILLATOR

The power supply connections of the oscillator are separated from the other supply lines. This is done to minimize the feedback from the ground bounce of the chip to the oscillator circuit. Pin $V_{SS(OSC)}$ is used as ground supply and pin $V_{DD(OSC)}$ as positive supply. A series resistor plus capacitance is required for proper operating on pin $V_{DD(OSC)}$, see Figs 25 and 26. See also important remark in Section 8.10.

8.9 The phase-locked loop circuit to generate the DSPs and other clocks

There are several reasons why a PLL circuit is used to generate the clock for the DSPs:

- The PLL makes it possible to switch in the rare cases that tuning on a multiple of the DSP clock frequency occurs to a slightly higher frequency for the clock of the DSP. In this way an undisturbed reception with respect to the DSP clock frequency is possible.
- Crystals for the crystal oscillator in the range of twice the required DSP clock frequency, so approximately 100 MHz, are always third overtone crystals and must also be manufactured on customer demand. This makes these crystals expensive. The PLL1 enables the use of a crystal running in the fundamental mode and also a general available crystal can be chosen. For this circuit a 256 × 44.1 kHz = 11.2896 MHz crystal is chosen. This type of crystal is widely used.

 Although a multiple of the frequency of the used crystal of 11.2896 MHz falls within the FM reception band, this will not disturb the reception because the relatively low frequency crystal is driven in a controlled way and the sine wave of the crystal has in the FM reception band only very minor harmonics.

8.10 Supply of the digital part (V_{DDD3V1} to V_{DDD3V4})

The supply voltage on pins V_{DDD3V1} to V_{DDD3V4} must be for at least 10 ms earlier active than the supply voltage applied to pin $V_{DD(OSC)}$.

8.11 CL_GEN, audio clock recovery block

When an external I²S-bus or SPDIF source is connected, the FSDAC circuitry needs an $256f_s$ related clock. This clock is recovered from either the incoming WS of the digital serial input or the WS derived from the SPDIF1/SPDIF2 input. There is also a possibility to provide the chip with an external clock, in that case it must be a 256f_s clock with a fixed phase relation to the source.

SAA7706H

8.12 External control pins

8.12.1 DSP1

For external control two input pins have been implemented. The status of these pins can be changed by applying a logic level. The status is saved in the DSP1 status register. The function of each pin depends on the DSP1 program.

To control external devices two output pins are implemented. The status of these pins is controlled by the DSP program.

Function of these 'control pins' can be found in a separate manual and is rom_code dependent.

8.12.2 DSP2

For external control four configurable I/O pins have been implemented. Via the I²C-bus these four pins can be independently configured as input or output. The status of these pins can be changed by applying a logic level (input mode). The status is saved in the DSP2 status register. The function of each pin depends on the I²C-bus setting and DSP2 program.

Function of these 'control pins' can be found in a separate manual and is rom_code dependent.

8.13 I²C-bus control (pins SCL and SDA)

General information about the I^2 C-bus can be found in *"The I²C-bus and how to use it"*. This document can be ordered using the code 9398 393 40011. For the external control of the SAA7706H device a fast I²C-bus is implemented. This is a 400 kHz bus which is downward-compatible with the standard 100 kHz bus. There are two different types of control instructions:

- Instructions to control the DSP program, programming the coefficient RAM and reading the values of parameters (level, multipath etc.)
- Instructions controlling the data flow; such as source selection, IAC control and clock speed.


The detailed description of the I²C-bus and the description of the different bits in the memory map is given in Chapter 9.



Product specification


Car radio Digital Signal Processor (DSP)

SAA7706H



2001 Mar 05

26




The quadrature mixer converts the RDS band to the frequency spectrum around 0 Hz and contains the appropriate Q/I signal filters. The final decoder with CORDIC recovers the clock and data signals. These signals are output on pins RDS_CLOCK and RDS_DATA. In the event of FM-stereo reception the clock of the total chip is locked to the stereo pilot (19 kHz multiple). In the event of FM-mono the DCS loop keeps the DCS clock around the same 19 kHz multiple. In all other cases like AM reception or tape, the DCS circuit has to be set in a preset position by means of an I²C-bus bit. Under these conditions the RDS system is always clocked by the DCS clock in a 38 kHz (4 × 9.5 kHz) based sequence.

8.15.2 TIMING OF CLOCK AND DATA SIGNALS

The timing of the clock and data output is derived from the incoming data signal. Under stable conditions the data will remain valid for 400 μ s after the clock transition. The timing of the data change is 100 μ s before a positive clock change. This timing is suited for positive as well as negative triggered interrupts on a microcontroller. The RDS timing is shown in Fig.18. During poor reception it is possible that faults in phase occur, then the duty cycle of the clock and data signals will vary from minimum 0.5 times to a maximum of 1.5 times the standard clock periods. Normally, faults in phase do not occur on a cyclic basis.

SAA7706H




8.15.3 BUFFERING OF RDS DATA

The repetition of the RDS data is around the 1187 Hz. This results in an interrupt on the microcontroller for every 842 μ s. In a second mode, the RDS interface has a double 16-bit buffer.

8.15.4 BUFFER INTERFACE

The RDS interface buffers 16 data bits. Every time 16 bits are received, the data line is pulled down and the buffer is overwritten. The microcontroller has to monitor the data line in at most every 13.5 ms. This mode can be selected via an l^2 C-bus.

In Fig.19 the interface signals from the RDS decoder and the microcontroller in buffer mode are shown. When the buffer is filled with 16 bits the data line is pulled down. The data line will remain LOW until reading of the buffer is started by pulling down the clock line. The first bit is clocked out. After 16 clock pulses the reading of the buffer is ready and the data line is set HIGH until the buffer is filled again. The microcontroller stops communication by pulling the line HIGH. The data is written out just after the clock HIGH-to-LOW transition. The data is valid when the clock is HIGH. When a new 16-bit buffer is filled before the other buffer is read, that buffer will be overwritten and the old data is lost.



Philips Semiconductors

32

Product specification

SAA7706H

9.6 I²C-bus memory map specification

The I²C-bus memory map contains all defined I²C-bus bits. The map is split up in two different sections, the hardware memory registers and the RAM definitions. In Table 5 the preliminary memory map is depicted. The hardware registers are memory map on the XRAM of DSP2. Table 5 shows the detailed memory map of those locations. All locations are acknowledged by the SAA7706H even if the user tries to write to a reserved space. The data in these sections will be lost. Reading from this locations will result in undefined data words.

Table 4I²C-bus memory map

ADDRESS	FUNCTION	SIZE
2000H to 21FFH	YRAM (DSP2)	512×12 bits
1FF0H to 1FFFH	hardware registers	16×24 bits
1000H to 127FH	XRAM (DSP2)	640×24 bits
0FFFH	DSP CONTROL	1×16 bits
0800H to 097FH	YRAM (DSP1)	384×12 bits
0000H to 017FH	XRAM (DSP1)	384×18 bits


Table 5 I²C-bus memory map overview of hardware registers

DESCRIPTION	REGISTER
Hardware registers	
Program counter register DSP2	1FFFH
Status register DSP2	1FFEH
I/O configuration register DSP2	1FFDH
Phone, navigation and audio register	1FFCH
FM and RDS sensitivity register	1FFBH
Clock coefficient register	1FFAH
Clock settings register	1FF9H
IAC settings register	1FF8H
Selector register	1FF7H
CL_GEN register 4	1FF6H
CL_GEN register 3	1FF5H
CL_GEN register 2	1FF4H
CL_GEN register 1	1FF3H
Evaluation register	1FF0H
DSP control	·
DSPs and general control register	OFFFH

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	
P _{tot}	total power dissipation	DSP1 at 50 MHz, DSP2 at 62.9 MHz	_	540	750	mW
Digital I/O; T _{ar}	_{nb} = –40 to +85 °C; V _{DD} = 3 t	to 3.6 V	·	·	ī	-
V _{IH}	HIGH-level input voltage for all digital inputs and I/Os		2.0	-	-	V
VIL	LOW-level input voltage for all digital inputs and I/Os		-	_	0.8	V
V _{hys}	Schmitt trigger hysteresis voltage		0.4	-	-	V
V _{OH}	HIGH-level output voltage	standard output; I _O = -4 mA	V _{DD} - 0.4	-	_	V
		5 ns slew rate output; $I_0 = -4 \text{ mA}$	V _{DD} - 0.4	-	-	V
		10 ns slew rate output; $I_0 = -2 \text{ mA}$	V _{DD} - 0.4	-	-	V
		20 ns slew rate output; $I_0 = -1 \text{ mA}$	V _{DD} - 0.4	-	-	V
V _{OL}	LOW-level output voltage	standard output; I _O = 4 mA	-	-	0.4	V
		5 ns slew rate output; I _O = 4mA	-	_	0.4	V
		10 ns slew rate output; I _O = 2 mA	-	-	0.4	V
		20 ns slew rate output; I _O = 1 mA	-	_	0.4	V
		I^2 C-bus output; $I_0 = 4 \text{ mA}$	-	-	0.4	V
I _{LO}	output leakage current 3-state outputs	$V_{O} = 0 V \text{ or } V_{DD}$	-	-	±5	μA
R _{pd}	internal pull-down resistor to $V_{\mbox{\scriptsize SS}}$		24	50	140	kΩ
R _{pu}	internal pull-up resistor to V _{DD}		30	50	100	kΩ
C _i	input capacitance		-	_	3.5	pF
t _{i(r)} ,t _{i(f)}	input rise and fall times	V _{DD} = 3.6 V	-	6	200	ns
t _{o(t)}	output transition time	standard output; $C_L = 30 \text{ pF}$	-	3.5	-	ns
		5 ns slew rate output; $C_L = 30 \text{ pF}$	-	5	-	ns
		10 ns slew rate output; $C_L = 30 \text{ pF}$	-	10	-	ns
		20 ns slew rate output; $C_L = 30 \text{ pF}$	_	20	-	ns
		I^2 C-bus output; C _b = 400 pF	60	_	300	ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog inputs	; T _{amb} = 25 °C; V _{DDA1} = 3.3 V	V	•			
DC CHARACTER	STICS					
$\frac{V_{VREFAD}}{V_{VDDA1}}$	common mode reference voltage ADC1, ADC2 and level-ADC	with reference to V_{SSA1}	0.47	0.50	0.53	
Z _{o(VREFAD)}	output impedance at pin VREFAD		-	10	-	Ω
V _{VDACP}	positive reference voltage ADC1, 2, 3 and level-ADC		3	3.3	3.6	V
I _{VDACP}	positive reference current ADC1, 2, 3 and level-ADC		-	-200	-	μA
V _{VDACN1} , V _{VDACN2}	negative reference voltage ADC1, 2, 3 and level-ADC		-0.3	0	+0.3	V
I _{VDACN1} , I _{VDACN2}	negative reference current ADC1, 2 and 3		-	200	-	μA
V _{IO(ADC)}	input offset voltage ADC1, 2 and 3		-	140	-	mV
AC CHARACTERI	STICS			·	ī	·
V _{i(con)(max)(rms)}	maximum conversion input level (RMS value)					
	CD, TAPE, AM and AUX input signals	THD <1%	0.6	0.66	-	V
	FM_MPX input signal	THD <1%; VOLFM = 00H	0.33	0.368	_	V
R _i	input impedance CD, TAPE, AM and AUX input signals		1	-	_	MΩ
	FM_MPX input signal		48	60	72	kΩ
THD	total harmonic distortion					
	CD, TAPE, AM and AUX input signals	input signal 0.55 V (RMS) at 1 kHz; bandwidth = 20 kHz; f _s = 44.1 kHz	-	-85	-75	dB
	FM_MPX input signal	input signal 368 mV (RMS) at 1 kHz; bandwidth = 19 kHz; VOLFM = 00H	-	-70 0.03	-65 0.056	dB %

SAA7706H




15 SOFTWARE DESCRIPTION


The use and description of the software features of the SAA7706H will be described in the separate application manual.

16 APPLICATION DIAGRAM

The application diagram shown in Figs 25 and 26 must be considered as one of the examples of a (limited) application of the chip e.g. in this case the I^2S -bus inputs of the CD-input are not used. For the real application set-up the information of the application report is necessary.



17 PACKAGE OUTLINE



Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Pakistan: see Singapore Belgium: see The Netherlands Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Brazil: see South America Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Romania: see Italy China/Hong Kong: 501 Hong Kong Industrial Technology Centre, Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Tel. +852 2319 7888, Fax. +852 2319 7700 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Colombia: see South America Czech Republic: see Austria Slovakia: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Slovenia: see Italy Tel. +45 33 29 3333, Fax. +45 33 29 3905 South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, Finland: Sinikalliontie 3, FIN-02630 ESPOO, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +358 9 615 800, Fax. +358 9 6158 0920 Tel. +27 11 471 5401, Fax. +27 11 471 5398 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, South America: Al. Vicente Pinzon, 173, 6th floor, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: Philips Hungary Ltd., H-1119 Budapest, Fehervari ut 84/A, Tel: +36 1 382 1700, Fax: +36 1 382 1800 India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, JI. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors,

Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 2001

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/25/01/pp52

Date of release: 2001 Mar 05

Document order number: 9397 750 07096

Let's make things better.





SCA71

Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1, Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

04547-130 SÃO PAULO, SP, Brazil Tel. +55 11 821 2333. Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,

TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 60/14 MOO 11, Bangna Trad Road KM. 3, Bagna, BANGKOK 10260, Tel. +66 2 361 7910, Fax. +66 2 398 3447 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 3341 299, Fax.+381 11 3342 553

Uruguay: see South America Vietnam: see Singapore

Internet: http://www.semiconductors.philips.com