

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	3000
Number of Logic Elements/Cells	12000
Total RAM Bits	589824
Number of I/O	197
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	381-FBGA
Supplier Device Package	381-CABGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-12f-7bg381i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

40	cronyms in Th	nis Document	9
L.	General D	Description	10
		tures	
2.	Architect	ıre	12
	2.1. Ove	rview	12
	2.2. PFU	Blocks	13
	2.2.1. S	lice	14
		Nodes of Operation	
		ting	
		cking Structure	
		ysCLOCK PLL	
		ck Distribution Network	
	2.5.1. P	rimary Clocks	20
	2.5.2. E	dge Clock	21
	2.6. Cloc	ck Dividers	22
	2.7. DDF	RDLL	23
	2.8. sysN	MEM Memory	24
	2.8.1. s	ysMEM Memory Block	24
	2.8.2. B	bus Size Matching	25
	2.8.3. R	AM Initialization and ROM Operation	25
	2.8.4. N	Nemory Cascading	25
	2.8.5. S	ingle, Dual and Pseudo-Dual Port Modes	25
	2.8.6. N	Nemory Core Reset	26
	2.9. sys[DSP™ Slice	26
	2.9.1. s	ysDSP Slice Approach Compared to General DSP	26
	2.9.2. s	ysDSP Slice Architecture Features	27
	2.10. Prog	grammable I/O Cells	30
	2.11. PIO		32
	2.11.1.	Input Register Block	32
	2.11.2.	Output Register Block	33
	2.12. Tris	tate Register Block	34
	2.13. DDF	R Memory Support	35
	2.13.1.	DQS Grouping for DDR Memory	
	2.13.2.	DLL Calibrated DQS Delay and Control Block (DQSBUF)	
	2.14. sysl	/O Buffer	
	2.14.1.	sysI/O Buffer Banks	
	2.14.2.	Typical sysI/O I/O Behavior during Power-up	
	2.14.3.	Supported sysI/O Standards	
	2.14.4.	On-Chip Programmable Termination	
	2.14.5.	Hot Socketing	
		DES and Physical Coding Sublayer	
	2.15.1.	SERDES Block	
	2.15.2.	PCS	
	2.15.3.	SERDES Client Interface Bus	
		ible Dual SERDES Architecture	
		E 1149.1-Compliant Boundary Scan Testability	
		ice Configuration	
	2.18.1.	Enhanced Configuration Options	
	2.18.2.	Single Event Upset (SEU) Support	
	2.18.3.	On-Chip Oscillator	
		sity Shifting	
3.	DC and Sv	vitching Characteristics	47



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
ALU	Arithmetic Logic Unit
BGA	Ball Grid Array
CDR	Clock and Data Recovery
CRC	Cycle Redundancy Code
DCC	Dynamic Clock Control
DCS	Dynamic Clock Select
DDR	Double Data Rate
DLL	Delay-Locked Loops
DSP	Digital Signal Processing
EBR	Embedded Block RAM
ECLK	Edge Clock
FFT	Fast Fourier Transforms
FIFO	First In First Out
FIR	Finite Impulse Response
LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LVPECL	Low Voltage Positive Emitter Coupled Logic
LVTTL	Low Voltage Transistor-Transistor Logic
LUT	Look Up Table
MLVDS	Multipoint Low-Voltage Differential Signaling
PCI	Peripheral Component Interconnect
PCS	Physical Coding Sublayer
PCLK	Primary Clock
PDPR	Pseudo Dual Port RAM
PFU	Programmable Functional Unit
PIC	Programmable I/O Cells
PLL	Phase-Locked Loops
POR	Power On Reset
SCI	SERDES Client Interface
SERDES	Serializer/Deserializer
SEU	Single Event Upset
SLVS	Scalable Low-Voltage Signaling
SPI	Serial Peripheral Interface
SPR	Single Port RAM
SRAM	Static Random-Access Memory
TAP	Test Access Port






Figure 2.2. PFU Diagram

2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 through Slice 2 are configured as distributed memory, and Slice 3 is used as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Table 2.1. Resources and Modes Available per Slice

Slice	PFU (Used in Distributed SRAM)		PFU (Not used as Distributed SRAM)		
	Resources	Modes	Resources	Modes	
Slice 0	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 1	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 2	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	

Figure 2.3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.

Each slice has 14 input signals, 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are five outputs, four to routing and one to carry-chain (to the adjacent PFU). There are two inter slice/ PFU output signals that are used to support wider LUT functions, such as LUT6, LUT7 and LUT8. Table 2.2 and Figure 2.3 list the signals associated with all the slices. Figure 2.4 on page 16 shows the connectivity of the inter-slice/PFU signals that support LUT5, LUT6, LUT7 and LUT8.



2.3. Routing

There are many resources provided in the ECP5/ECP5-5G devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The ECP5/ECP5-5G family has an enhanced routing architecture that produces a compact design. The Diamond design software tool suites take the output of the synthesis tool and places and routes the design.

2.4. Clocking Structure

ECP5/ECP5-5G clocking structure consists of clock synthesis blocks (sysCLOCK PLL); balanced clock tree networks (PCLK and ECLK trees); and efficient clock logic modules (CLOCK DIVIDER and Dynamic Clock Select (DCS), Dynamic Clock Control (DCC) and DLL). All of these functions are described below.

2.4.1. sysCLOCK PLL

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The devices in the ECP5/ECP5-5G family support two to four full-featured General Purpose PLLs. The sysCLOCK PLLs provide the ability to synthesize clock frequencies.

The architecture of the PLL is shown in Figure 2.5. A description of the PLL functionality follows.

CLKI is the reference frequency input to the PLL and its source can come from two different external CLK inputs or from internal routing. A non-glitchless 2-to-1 input multiplexor is provided to dynamically select between two different external reference clock sources. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the PLL which can come from internal feedback path, routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLL has four clock outputs CLKOP, CLKOS, CLKOS2 and CLKOS3. Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the primary clock network. Only CLKOP and CLKOS outputs can go to the edge clock network.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the PHASESEL, PHASEDIR, PHASESTEP, and PHASELOADREG ports.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected.




Figure 2.5. General Purpose PLL Diagram






Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85)

2.8. sysMEM Memory

ECP5/ECP5-5G devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 Kb RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and FIFO buffers (via external PFUs).

2.8.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in Table 2.6 on page 25. FIFOs can be implemented in sysMEM EBR blocks by implementing support logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to ECP5 and ECP5-5G Memory Usage Guide (TN1264).



2.15. SERDES and Physical Coding Sublayer

LFE5UM/LFE5UM/SG devices feature up to 4 channels of embedded SERDES/PCS arranged in dual-channel blocks at the bottom of the devices. Each channel supports up to 3.2 Gb/s (ECP5), or up to 5 Gb/s (ECP5-5G) data rate. Figure 2.27 shows the position of the dual blocks for the LFE5-85. Table 2.13 shows the location of available SERDES Duals for all devices. The LFE5UM/LFE5UM5G SERDES/PCS supports a range of popular serial protocols, including:

- PCI Express Gen1 and Gen2 (2.5 Gb/s) on ECP5UM; Gen 1, Gen2 (2.5 Gb/s and 5 Gb/s) on ECP5-5G
- Ethernet (XAUI, GbE 1000 Base CS/SX/LX and SGMII)
- SMPTE SDI (3G-SDI, HD-SDI, SD-SDI)
- CPRI (E.6.LV: 614.4 Mb/s, E.12.LV: 1228.8 Mb/s, E.24.LV: 2457.6 Mb/s, E.30.LV: 3072 Mb/s), also E.48.LV2:4915 Mb/s in ECP5-5G
- JESD204A/B ADC and DAC converter interface: 312.5 Mb/s to 3.125 Gb/s (ECP5) / 5 Gb/s (ECP5-5G)

Each dual contains two dedicated SERDES for high speed, full duplex serial data transfer. Each dual also has a PCS block that interfaces to the SERDES channels and contains protocol specific digital logic to support the standards listed above. The PCS block also contains interface logic to the FPGA fabric. All PCS logic for dedicated protocol support can also be bypassed to allow raw 8-bit or 10-bit interfaces to the FPGA fabric.

Even though the SERDES/PCS blocks are arranged in duals, multiple baud rates can be supported within a dual with the use of dedicated, per channel /1, /2 and /11 rate dividers. Additionally, two duals can be arranged together to form x4 channel link.

ECP5UM devices and ECP5-5G devices are pin-to-pin compatible. But, the ECP5UM devices require 1.1 V on VCCA, VCCHRX and VCCHTX supplies. ECP5-5G devices require 1.2 V on these supplies. When designing either family device with migration in mind, these supplies need to be connected such that it is possible to adjust the voltage level on these supplies.

When a SERDES Dual in a 2-Dual device is not used, the power VCCA power supply for that Dual should be connected. It is advised to connect the VCCA of unused channel to core if the user knows he will not use the Dual at all, or it should be connected to a different regulated supply, if that Dual may be used in the future.

For an unused channel in a Dual, it is advised to connect the VCCHTX to VCCA, and user can leave VCCHRX unconnected.

For information on how to use the SERDES/PCS blocks to support specific protocols, as well on how to combine multiple protocols and baud rates within a device, refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261).






Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85)

Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support

Standard	Data Rate (Mb/s)	Number of General/Link Width	Encoding Style
PCI Express 1.1 and 2.0	2500	x1, x2, x4	8b10b
2.02	5000 ²	x1, x2	8b10b
Gigabit Ethernet	1250	x1	8b10b
CCAAII	1250	x1	8b10b
SGMII	2500	x1	8b10b
XAUI	3125	x4	8b10b
CPRI-1 CPRI-2 CPRI-3 CPRI-4 CPRI-5	614.4 1228.8 2457.6 3072.0 4915.2 ²	x1	8b10b
SD-SDI (259M, 344M) ¹	270	x1	NRZI/Scrambled
HD-SDI (292M)	1483.5 1485	x1	NRZI/Scrambled
3G-SDI (424M)	2967 2970	x1	NRZI/Scrambled
	5000	_	_
JESD204A/B	3125	x1	8b/10b

Notes:

- 1. For SD-SDI rate, the SERDES is bypassed and SERDES input signals are directly connected to the FPGA routing.
- 2. For ECP5-5G family devices only.



Package	LFE5UM/LFE5UM5G-25	LFE5UM/LFE5UM5G-45	LFE5UM/LFE5UM5G-85
285 csfBGA	1	1	1
381 caBGA	1	2	2
554 caBGA	_	2	2
756 caBGA	_	_	2

2.15.1. **SERDES Block**

A SERDES receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and Data Recovery (CDR) and de-serialize the data stream before passing the 8- or 10-bit data to the PCS logic. The SERDES transmitter channel may receive the parallel 8- or 10-bit data, serialize the data and transmit the serial bit stream through the differential drivers. Figure 2.28 shows a single-channel SERDES/PCS block. Each SERDES channel provides a recovered clock and a SERDES transmit clock to the PCS block and to the FPGA core logic.

Each transmit channel, receiver channel, and SERDES PLL shares the same power supply (VCCA). The output and input buffers of each channel have their own independent power supplies (VCCHTX and VCCHRX).




Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block

2.15.2. PCS

As shown in Figure 2.28, the PCS receives the parallel digital data from the deserializer and selects the polarity, performs word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock domain from the recovered clock to the FPGA clock via the Down Sample FIFO.

For the transmit channel, the PCS block receives the parallel data from the FPGA core, encodes it with 8b/10b, selects the polarity and passes the 8/10 bit data to the transmit SERDES channel.

The PCS also provides bypass modes that allow a direct 8-bit or 10-bit interface from the SERDES to the FPGA logic. The PCS interface to the FPGA can also be programmed to run at 1/2 speed for a 16-bit or 20-bit interface to the FPGA logic. Some of the enhancements in LFE5UM/LFE5UM5G SERDES/PCS include:

- Higher clock/channel granularity: Dual channel architecture provides more clock resource per channel.
- Enhanced Tx de-emphasis: Programmable pre- and post-cursors improves Tx output signaling
- Bit-slip function in PCS: Improves logic needed to perform Word Alignment function

Refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261) for more information.



3.3. Power Supply Ramp Rates

Table 3.3. Power Supply Ramp Rates

Symbol	Parameter	Min	Тур	Max	Unit
t _{RAMP}	Power Supply ramp rates for all supplies	0.01	1	10	V/ms

Note: Assumes monotonic ramp rates.

3.4. Power-On-Reset Voltage Levels

Table 3.4. Power-On-Reset Voltage Levels

Symbol	Parameter			Min	Тур	Max	Unit
	All Devices Power-On-Reset ramp-up trip point (Monitoring V _{CC} , V _{CCAUX} , and V _{CCIO8})	Vcc	0.90	1	1.00	V	
V _{PORUP}		' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	V _{CCAUX}	2.00	1	2.20	V
		V _{CCIO8}	0.95	1	1.06	V	
V _{PORDN}	All Devices Power-On-Reset ramp- down trip point (Monitoring V _{CC} , and V _{CCAUX}	V _{CC}	0.77	-	0.87	V	
		V _{CCAUX}	1.80	_	2.00	V	

Notes:

- These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.
- Only V_{CCIO8} has a Power-On-Reset ramp up trip point. All other V_{CCIO8} do not have Power-On-Reset ramp up detection.
- V_{CCIO8} does not have a Power-On-Reset ramp down detection. V_{CCIO8} must remain within the Recommended Operating
 Conditions to ensure proper operation.

3.5. Power up Sequence

Power-On-Reset (POR) puts the ECP5/ECP5-5G device in a reset state. POR is released when V_{CC}, V_{CCAUX}, and V_{CCIO8} are ramped above the V_{PORUP} voltage, as specified above.

Vccio8 controls the voltage on the configuration I/O pins. If the ECP5/ECP5-5G device is using Master SPI mode to download configuration data from external SPI Flash, it is required to ramp Vccio8 above Vih of the external SPI Flash, before at least one of the other two supplies (Vcc and/or Vccaux) is ramped to VpoRUP voltage level. If the system cannot meet this power up sequence requirement, and requires the Vccio8 to be ramped last, then the system must keep either PROGRAMN or INITN pin LOW during power up, until Vccio8 reaches Vih of the external SPI Flash. This ensures the signals driven out on the configuration pins to the external SPI Flash meet the Vih voltage requirement of the SPI Flash. For LFE5UM/LFE5UM5G devices, it is required to power up Vcca, before Vccauxa is powered up.

3.6. Hot Socketing Specifications

Table 3.5. Hot Socketing Specifications

Symbol	Parameter	Condition	Min	Тур	Max	Unit
IDK_HS	Input or I/O Leakage Current for Top and Bottom Banks Only	$0 \le V_{IN} \le V_{IH}$ (Max)	_	_	±1	mA
IDI	Input or I/O Leakage Current	$0 \le V_{IN} < V_{CCIO}$	_	_	±1	mA
IDK	for Left and Right Banks Only	$V_{CCIO} \le V_{IN} \le V_{CCIO} + 0.5 \text{ V}$	_	18	_	mA

Notes:

- 1. V_{CC}, V_{CCAUX} and V_{CCIO} should rise/fall monotonically.
- 2. I_{DK} is additive to I_{PU}, I_{PW} or I_{BH}.
- 3. LVCMOS and LVTTL only.
- 4. Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the I_{DK} current can exceed ±1 mA.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.11. SERDES Power Supply Requirements^{1,2,3}

Over recommended operating conditions.

Table 3.9. ECP5UM

Symbol	Description	Тур	Max	Unit
Standby (Pov	ver Down)	'		ı.
I _{CCA-SB}	V _{CCA} Power Supply Current (Per Channel)	4	9.5	mA
I _{CCHRX-SB} ⁴	V _{CCHRX} , Input Buffer Current (Per Channel)	_	0.1	mA
I _{CCHTX-SB}	V _{CCHTX} , Output Buffer Current (Per Channel)	_	0.9	mA
Operating (Da	ata Rate = 3.125 Gb/s)			
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	43	54	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	10	13	mA
Operating (Da	ata Rate = 2.5 Gb/s)			
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	40	50	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	10	13	mA
Operating (Da	ata Rate = 1.25 Gb/s)			
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	34	43	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	10	13	mA
Operating (Da	ata Rate = 270 Mb/s)	•	•	,
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	28	38	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	8	10	mA

Notes:

- 1. Rx Equalization enabled, Tx De-emphasis (pre-cursor and post-cursor) disabled
- 2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current will be higher.
- 3. To calculate with Tx De-emphasis enabled, use the Diamond Power Calculator tool.
- 4. For Icchrx-sb, during Standby, input termination on Rx are disabled.
- 5. For Icchrx-op, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is based on current pulled down by external driver when the input is driven to LOW.



3.14.6. LVPECL33

The ECP5/ECP5-5G devices support the differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3.3 is one possible solution for point-to-point signals.




Figure 3.3. Differential LVPECL33

Over recommended operating conditions.

Table 3.16. LVPECL33 DC Conditions

Parameter	Description	Typical	Unit
V _{CCIO}	Output Driver Supply (±5%)	3.30	V
Z _{OUT}	Driver Impedance	10	Ω
Rs	Driver Series Resistor (±1%)	93	Ω
R _P	Driver Parallel Resistor (±1%)	196	Ω
R _T	Receiver Termination (±1%)	100	Ω
V _{OH}	Output High Voltage	2.05	V
V _{OL}	Output Low Voltage	1.25	V
V _{OD}	Output Differential Voltage	0.80	V
V _{CM}	Output Common Mode Voltage	1.65	V
Z _{BACK}	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	12.11	mA

Note: For input buffer, see LVDS Table 3.13 on page 55.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)

Parameter	Description	Dovice		-8		-7	-6		Linit
	Description	Device	Min	Max	Min	Max	Min	Max	Unit
t _{H_DELPLL}	Clock to Data Hold - PIO Input	All Devices	0	_	0	_	0	_	ns
Conorio DDP Innut	Register with Data Input Delay								
Generic DDR Input		d -+ D:- /CDD	DV4 DV (CLV Com	\\	in - DCLI	(Clasti In		2.6
	outs With Clock and Data Centere	1		clk.cen	1	1	1	put - Fig	
t _{SU_GDDRX1_centered}	Data Setup Before CLK Input	All Devices	0.52	_	0.52	_	0.52	_	ns
t _{HD_GDDRX1_centered}	Data Hold After CLK Input	All Devices	0.52		0.52	_	0.52	-	ns
f _{DATA_GDDRX1_centered}	GDDRX1 Data Rate	All Devices — 500		_	500	_	500	Mb/s	
f _{MAX_GDDRX1_centered}	GDDRX1 CLK Frequency (SCLK)	All Devices		250		_ 250 <u>_</u>		250	MHz
Generic DDRX1 Inp	outs With Clock and Data Aligned	at Pin (GDDR)	(1_RX.SC	LK.Aligne	ed) Using	PCLK CI	ock Input	- Figure	1
t _{SU_GDDRX1_aligned}	Data Setup from CLK Input	All Devices	_	-0.55	_	-0.55	_	-0.55	ns + 1/2 UI
t _{HD_GDDRX1_aligned}	Data Hold from CLK Input	All Devices	0.55 —		0.55	_	0.55	_	ns + 1/2 U
f _{DATA_GDDRX1_aligned}	GDDRX1 Data Rate	All Devices	_	– 500		500	_	500	Mb/s
f _{MAX_GDDRX1_aligned}	GDDRX1 CLK Frequency (SCLK)	(SCLK) All Devices — 250		_	250	_	250	MHz	
Generic DDRX2 Inp	outs With Clock and Data Centere	d at Pin (GDDI	RX2_RX.I	CLK.Cent	tered) Us	ing PCLI	Clock In	put, Left	and
Right sides Only - F	igure 3.6								
$t_{\text{SU_GDDRX2_centered}}$	Data Setup before CLK Input	All Devices	0.321	_	0.403	_	0.471	_	ns
t _{HD_GDDRX2_centered}	Data Hold after CLK Input	All Devices	0.321	_	0.403	_	0.471	_	ns
$f_{DATA_GDDRX2_centered}$	GDDRX2 Data Rate	All Devices	_	800	_	700	_	624	Mb/s
$f_{MAX_GDDRX2_centered}$	GDDRX2 CLK Frequency (ECLK)	All Devices	ices — 400		_	350	_	312	MHz
Generic DDRX2 Inp	outs With Clock and Data Aligned	at Pin (GDDR)	(2_RX.EC	LK.Aligne	ed) Using	PCLK CI	ock Inpul	, Left an	d Right
sides Only - Figure	3.7						,		
t _{SU_GDDRX2_aligned}	Data Setup from CLK Input	All Devices	_	-0.344	_	-0.42	_	-0.495	ns + 1/ UI
t _{HD_GDDRX2_aligned}	Data Hold from CLK Input	All Devices	0.344	_	0.42	_	0.495	1	ns + 1/3 UI
f _{DATA GDDRX2} aligned	GDDRX2 Data Rate	All Devices	_	800	_	700	_	624	Mb/s
f _{MAX GDDRX2 aligned}	GDDRX2 CLK Frequency	All Devices	es – 400		_	350	_	312	MHz
	uts With Clock and Data Aligned a	at Pin (GDDRX	71 RX.E	CLK) Usin	g PLL Clo	ck Input	, Left and	l Right si	des Only
Figure 3.11	ŭ	•	_	•	•	•	•	J	•
t _{SU_LVDS71_i}	Data Setup from CLK Input (bit i)	All Devices	_	-0.271	-	-0.39	_	-0.41	ns+(1/2+ * UI
t _{HD_LVDS71_i}	Data Hold from CLK Input (bit i)	All Devices	0.271	-	0.39	_	0.41	_	ns+(1/2- * UI
f _{DATA_LVDS71}	DDR71 Data Rate	All Devices	_	756	_	620	_	525	Mb/s
f _{MAX_LVDS71}	DDR71 CLK Frequency (ECLK)	All Devices	_	378	_	310	_	262.5	MHz







Figure 3.9. Transmit TX.CLK.Aligned Waveforms

Receiver - Shown for one LVDS Channel



Transmitter - Shown for one LVDS Channel




Figure 3.10. DDRX71 Video Timing Waveforms



3.19. sysCLOCK PLL Timing

Over recommended operating conditions.


Table 3.23. sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min	Max	Units
f _{IN}	Input Clock Frequency (CLKI, CLKFB)	_	8	400	MHz
f _{out}	Output Clock Frequency (CLKOP, CLKOS)	_	3.125	400	MHz
f _{vco}	PLL VCO Frequency	_	400	800	MHz
f_{PFD}^3	Phase Detector Input Frequency	_	10	400	MHz
AC Characteris	stics			•	
t _{DT}	Output Clock Duty Cycle	_	45	55	%
t _{PH4}	Output Phase Accuracy	_	-5	5	%
	0	f _{OUT} ≥ 100 MHz	_	100	ps p-p
	Output Clock Period Jitter	f _{OUT} < 100 MHz	_	0.025	UIPP
. 1		f _{OUT} ≥ 100 MHz	_	200	ps p-p
t _{OPJIT} 1	Output Clock Cycle-to-Cycle Jitter	f _{OUT} < 100 MHz	_	0.050	UIPP
	Outside Clark Phases Little	f _{PFD} ≥ 100 MHz	_	200	ps p-p
	Output Clock Phase Jitter	f _{PFD} < 100 MHz	_	0.011	UIPP
t _{SPO}	Static Phase Offset	Divider ratio = integer	_	400	ps p-p
t _W	Output Clock Pulse Width	At 90% or 10%	0.9	_	ns
t _{LOCK} ²	PLL Lock-in Time	_	_	15	ms
t _{UNLOCK}	PLL Unlock Time	_	_	50	ns
	Langua Clark Davied Litter	f _{PFD} ≥ 20 MHz	_	1,000	ps p-p
t _{IPJIT}	Input Clock Period Jitter	f _{PFD} < 20 MHz	_	0.02	UIPP
t _{HI}	Input Clock High Time	90% to 90%	0.5	_	ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	_	ns
t _{RST}	RST/ Pulse Width	_	1	_	ms
t _{RSTREC}	RST Recovery Time	_	1	_	ns
t _{LOAD_REG}	Min Pulse for CIB_LOAD_REG	_	10	_	ns
t _{ROTATE-SETUP}	Min time for CIB dynamic phase controls to be stable fore CIB_ROTATE	_	5	_	ns
t _{ROTATE-WD}	Min pulse width for CIB_ROTATE to maintain "0" or	_	4	_	VCO cycles

Notes:

- 1. Jitter sample is taken over 10,000 samples for Periodic jitter, and 2,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.
- 2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.
- 3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for $f_{PFD} > 10$ MHz. For $f_{PFD} < 10$ MHz, the jitter numbers may not be met in certain conditions.





- 1. Time taken from V_{CC} , V_{CCAUX} or V_{CCIO8} , whichever is the last to cross the POR trip point.
- 2. Device is in a Master Mode (SPI, SPIm).
- 3. The CFG pins are normally static (hardwired).

Figure 3.18. Power-On-Reset (POR) Timing




Figure 3.19. sysCONFIG Port Timing



Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	C _L	Timing Ref.	V _T
				LVCMOS 3.3 = 1.5 V	_
				LVCMOS $2.5 = V_{CCIO}/2$	_
LVTTL and other LVCMOS settings (L ≥ H, H ≥ L)	∞	∞	0 pF	LVCMOS 1.8 = V _{CCIO} /2	_
				LVCMOS 1.5 = V _{CCIO} /2	_
				LVCMOS 1.2 = V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z ≥ H)	∞	1 ΜΩ	0 pF	V _{ccio} /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 ΜΩ	∞	0 pF	V _{ccio} /2	V _{CCIO}
LVCMOS 2.5 I/O (H ≥ Z)	∞	100	0 pF	V _{OH} - 0.10	_
LVCMOS 2.5 I/O (L ≥ Z)	100	∞	0 pF	V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.



Part number	Grade Package		Pins	Temp.	LUTs (K)	SERDES
LFE5UM5G-85F-8BG381C	-8	Lead free caBGA	381	Commercial	84	Yes
LFE5UM5G-85F-8BG554C	-8	Lead free caBGA	554	Commercial	84	Yes
LFE5UM5G-85F-8BG756C	-8	Lead free caBGA	756	Commercial	84	Yes

5.2.2. Industrial

Part number	Grade	Package	Pins	Temp.	LUTs (K)	SERDES
LFE5U-12F-6BG256I	-6	Lead free caBGA	256	Industrial	12	No
LFE5U-12F-7BG256I	-7	Lead free caBGA	256	Industrial	12	No
LFE5U-12F-8BG256I	-8	Lead free caBGA	256	Industrial	12	No
LFE5U-12F-6MG285I	-6	Lead free csfBGA	285	Industrial	12	No
LFE5U-12F-7MG285I	-7	Lead free csfBGA	285	Industrial	12	No
LFE5U-12F-8MG285I	-8	Lead free csfBGA	285	Industrial	12	No
LFE5U-12F-6BG381I	-6	Lead free caBGA	381	Industrial	12	No
LFE5U-12F-7BG381I	-7	Lead free caBGA	381	Industrial	12	No
LFE5U-12F-8BG381I	-8	Lead free caBGA	381	Industrial	12	No
LFE5U-25F-6BG256I	-6	Lead free caBGA	256	Industrial	24	No
LFE5U-25F-7BG256I	-7	Lead free caBGA	256	Industrial	24	No
LFE5U-25F-8BG256I	-8	Lead free caBGA	256	Industrial	24	No
LFE5U-25F-6MG285I	-6	Lead free csfBGA	285	Industrial	24	No
LFE5U-25F-7MG285I	-7	Lead free csfBGA	285	Industrial	24	No
LFE5U-25F-8MG285I	-8	Lead free csfBGA	285	Industrial	24	No
LFE5U-25F-6BG381I	-6	Lead free caBGA	381	Industrial	24	No
LFE5U-25F-7BG381I	-7	Lead free caBGA	381	Industrial	24	No
LFE5U-25F-8BG381I	-8	Lead free caBGA	381	Industrial	24	No
LFE5U-45F-6BG256I	-6	Lead free caBGA	256	Industrial	44	No
LFE5U-45F-7BG256I	-7	Lead free caBGA	256	Industrial	44	No
LFE5U-45F-8BG256I	-8	Lead free caBGA	256	Industrial	44	No
LFE5U-45F-6MG285I	-6	Lead free csfBGA	285	Industrial	44	No
LFE5U-45F-7MG285I	-7	Lead free csfBGA	285	Industrial	44	No
LFE5U-45F-8MG285I	-8	Lead free csfBGA	285	Industrial	44	No
LFE5U-45F-6BG381I	-6	Lead free caBGA	381	Industrial	44	No
LFE5U-45F-7BG381I	-7	Lead free caBGA	381	Industrial	44	No
LFE5U-45F-8BG381I	-8	Lead free caBGA	381	Industrial	44	No
LFE5U-45F-6BG554I	-6	Lead free caBGA	554	Industrial	44	No
LFE5U-45F-7BG554I	-7	Lead free caBGA	554	Industrial	44	No
LFE5U-45F-8BG554I	-8	Lead free caBGA	554	Industrial	44	No
LFE5U-85F-6MG285I	-6	Lead free csfBGA	285	Industrial	84	No
LFE5U-85F-7MG285I	-7	Lead free csfBGA	285	Industrial	84	No
LFE5U-85F-8MG285I	-8	Lead free csfBGA	285	Industrial	84	No
LFE5U-85F-6BG381I	-6	Lead free caBGA	381	Industrial	84	No
LFE5U-85F-7BG381I	-7	Lead free caBGA	381	Industrial	84	No
LFE5U-85F-8BG381I	-8	Lead free caBGA	381	Industrial	84	No
LFE5U-85F-6BG554I	-6	Lead free caBGA	554	Industrial	84	No
LFE5U-85F-7BG554I	-7	Lead free caBGA	554	Industrial	84	No
LFE5U-85F-8BG554I	-8	Lead free caBGA	554	Industrial	84	No



Revision History

Date	Version	Section	Change Summary		
March 2018	1.9	All	Updated formatting and page referencing.		
		General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-45.		
		Architecture	Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. Updated footnote #1.		
		DC and Switching	Updated formatting and page referencing. Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-45. Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. Updated footnote #1. Updated Table 3.2. Recommended Operating Conditions. Added 2 rows and updated values in Table 3.7. DC Electrical Characteristics. Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby). Updated Table 3.11. sysI/O Recommended Operating Conditions. Updated Table 3.12. Single-Ended DC Characteristics. Updated Table 3.13. LVDS. Updated Table 3.14. LVDS25E DC Conditions. Updated Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed. Updated Table 3.28. Receiver Total Jitter Tolerance Specification. Updated header name of section 3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics. Updated header name of section 3.29 Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics Updated table in section 4.3.2 LFE5U. Added table rows in 5.2.1 Commercial. Added table rows in 5.2.2 Industrial. Updated For Further Information section.		
		Characteristics	1		
			Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby).		
			Updated Table 3.11. sysl/O Recommended Operating Conditions.		
			Updated Table 3.12. Single-Ended DC Characteristics.		
			Updated Table 3.13. LVDS.		
			Updated Table 3.14. LVDS25E DC Conditions.		
			Updated Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed.		
			Updated Table 3.28. Receiver Total Jitter Tolerance Specification.		
			Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing		
		Pinout Information	Updated table in section 4.3.2 LFE5U.		
		Ordering Information	Added table rows in 5.2.1 Commercial.		
			Added table rows in 5.2.2 Industrial.		
		Supplemental Information	Updated For Further Information section.		
November 2017	1.8	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-12 and LFE5U-25.		



(Continued)

Date	Version	Section	Change Summary
August 2014	1.2	DC and Switching Characteristics	SERDES High-Speed Data Receiver section. Updated Table 3.26. Serial Input Data Specifications, Table 3.28. Receiver Total Jitter Tolerance Specification, and Table 3.29. External Reference Clock Specification (refclkp/refclkn).
			Modified section heading to XXAUI/CPRI LV E.30 Electrical and Timing Characteristics. Updated Table 3.33 Transmit and Table 3.34. Receive and Jitter Tolerance.
			Modified section heading to CPRI LV E.24 Electrical and Timing Characteristics. Updated Table 3.35. Transmit and Table 3.36. Receive and Jitter Tolerance.
			Modified section heading to Gigabit Ethernet/SGMII/CPRI LV E.12 Electrical and Timing Characteristics. Updated Table 3.37. Transmit and Table 3.38. Receive and Jitter Tolerance.
June 2014	1.1	Ordering Information	Updated ECP5/ECP5-5G Part Number Description and Ordering Part Numbers sections.
March 2014	1.0	All	Initial release.



7th Floor, 111 SW 5th Avenue Portland, OR 97204, USA T 503.268.8000 www.latticesemi.com