
Lattice Semiconductor Corporation - <u>LFE5U-25F-7MG285I Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	6000
Number of Logic Elements/Cells	24000
Total RAM Bits	1032192
Number of I/O	118
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	285-LFBGA, CSPBGA
Supplier Device Package	285-CSFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-25f-7mg285i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Copyright Notice

Copyright © 2014-2018 Lattice Semiconductor Corporation. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense, publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data.

Patents

The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor Corporation and/or its affiliates.

Trademark Acknowledgment

Lattice Semiconductor Corporation[®], the Lattice Semiconductor logo, Silicon Image[®], the Silicon Image logo, Instaport[®], the Instaport logo, InstaPrevue[®], Simplay[®], Simplay HD[®], the Simplay HD logo, Simplay Labs[™], the Simplay Labs logo, the SiBEAM Snap[™], the SiBEAM Snap logo, UltraGig[™], the UltraGig logo are trademarks or registered trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. HDMI[®] and the HDMI logo with High-Definition Multimedia Interface are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC. in the United States or other countries. MHL[®] and the MHL logo with Mobile High-Definition Link are trademarks or registered trademarks of, and are used under license from, MHL, LLC. in the United States and/or other countries. WirelessHD[®], the WirelessHD logo, WiHD[®] and the WiHD logo are trademarks, registered trademarks or service marks of SiBeam, Inc. in the United States or other countries. HDMI Licensing, LLC; Simplay Labs, LLC; and SiBeam, Inc. are wholly owned subsidiaries of Lattice Semiconductor Corporation.

All other trademarks and registered trademarks are the property of their respective owners in the United States or other countries. The absence of a trademark symbol does not constitute a waiver of Lattice Semiconductor's trademarks or other intellectual property rights with regard to a product name, logo or slogan.

Export Controlled Document

This document contains materials that are subject to the U.S. Export Administration Regulations and may also be subject to additional export control laws and regulations (collectively "Export Laws") and may be used only in compliance with such Export Laws. Unless otherwise authorized by an officer of Lattice Semiconductor Corporation in writing, this document and the information contained herein (a) may not be used in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, and (b) may not be re-exported or otherwise transferred to a third party who is known or suspected to be involved in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, or to any sanctioned persons or entities.

Further Information

To request other materials, documentation, and information, contact your local Lattice Semiconductor sales office or visit the Lattice Semiconductor web site at www.latticesemi.com.

Disclaimers

These materials are provided on an "AS IS" basis. Lattice Semiconductor Corporation and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Lattice Semiconductor Corporation and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials. Lattice Semiconductor Corporation and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

Products and Services

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Lattice Semiconductor Corporation and/or its affiliates are provided on "AS IS" basis, except to the extent that Lattice Semiconductor Corporation and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, LATTICE SEMICONDUCTOR CORPORATION AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOWK S a $e \boxtimes I U$

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

		Absolute Maximum Ratings	47
	3.2.	Recommended Operating Conditions	47
	3.3.	Power Supply Ramp Rates	48
	3.4.	Power-On-Reset Voltage Levels	48
	3.5.	Power up Sequence	48
	3.6.	Hot Socketing Specifications	48
	3.7.	Hot Socketing Requirements	49
	3.8.	ESD Performance	49
	3.9.	DC Electrical Characteristics	49
	3.10.	Supply Current (Standby)	
	3.11.	SERDES Power Supply Requirements ^{1,2,3}	
	3.12.	sysI/O Recommended Operating Conditions	
	3.13.	sysI/O Single-Ended DC Electrical Characteristics	
	3.14.	sysl/O Differential Electrical Characteristics	
	3.14.		
	3.14.		
	3.14.		
	3.14.		
	3.14.		
	3.14.		
	3.14.		
	3.14.		
	3.15.	Typical Building Block Function Performance Derating Timing Tables	
	3.16.		
	3.17.	Maximum I/O Buffer Speed	
	3.18.	External Switching Characteristics	
	3.19.	sysCLOCK PLL Timing	
	3.20.	SERDES High-Speed Data Transmitter	
	3.21.	SERDES/PCS Block Latency	
	3.22.	SERDES High-Speed Data Receiver	
	3.23.	Input Data Jitter Tolerance	
	3.24.	SERDES External Reference Clock	
	3.25.	PCI Express Electrical and Timing Characteristics	
	3.25.		
	3.25.		
	3.26.	CPRI LV2 E.48 Electrical and Timing Characteristics – Preliminary	
		XAUI/CPRI LV E.30 Electrical and Timing Characteristics	
	3.27.		
	3.28.	CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics	
	3.28.		
	3.29.	Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics	
	3.29.		
	3.30.	SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics	82
	3.30.	1. AC and DC Characteristics	82
	3.31.	sysCONFIG Port Timing Specifications	83
	3.32.	JTAG Port Timing Specifications	88
	3.33.	Switching Test Conditions	89
4.	Pinou	It Information	91
	4.1.	Signal Descriptions	91
	4.2.	PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin	
	4.3.	Pin Information Summary	
	4.3.1		
	4.3.2		
5.	Orde	ring Information	97



Figures

Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level)	13
Figure 2.2. PFU Diagram	14
Figure 2.3. Slice Diagram	15
Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8	16
Figure 2.5. General Purpose PLL Diagram	18
Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking	20
Figure 2.7. DCS Waveforms	21
Figure 2.8. Edge Clock Sources per Bank	22
Figure 2.9. ECP5/ECP5-5G Clock Divider Sources	22
Figure 2.10. DDRDLL Functional Diagram	
Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85)	
Figure 2.12. Memory Core Reset	
Figure 2.13. Comparison of General DSP and ECP5/ECP5-5G Approaches	27
Figure 2.14. Simplified sysDSP Slice Block Diagram	28
Figure 2.15. Detailed sysDSP Slice Diagram	
Figure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides	
Figure 2.17. Input Register Block for PIO on Top Side of the Device	
Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device	
Figure 2.19. Output Register Block on Top Side	
Figure 2.20. Output Register Block on Left and Right Sides	
Figure 2.21. Tristate Register Block on Top Side	
Figure 2.22. Tristate Register Block on Left and Right Sides	
Figure 2.23. DQS Grouping on the Left and Right Edges	
Figure 2.24. DQS Control and Delay Block (DQSBUF)	
Figure 2.25. ECP5/ECP5-5G Device Family Banks	
Figure 2.26. On-Chip Termination	
Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85)	
Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block	
Figure 3.1. LVDS25E Output Termination Example	
Figure 3.2. BLVDS25 Multi-point Output Example	
Figure 3.3. Differential LVPECL33	
Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling)	
Figure 3.5. SLVS Interface	
Figure 3.6. Receiver RX.CLK.Centered Waveforms	
Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms	
Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	
Figure 3.9. Transmit TX.CLK.Aligned Waveforms	
Figure 3.10. DDRX71 Video Timing Waveforms	
Figure 3.11. Receiver DDRX71 RX Waveforms	
Figure 3.12. Transmitter DDRX71_TX Waveforms	
Figure 3.13. Transmitter and Receiver Latency Block Diagram	
Figure 3.14. SERDES External Reference Clock Waveforms	
Figure 3.15. sysCONFIG Parallel Port Read Cycle	
Figure 3.16. sysCONFIG Parallel Port Write Cycle	
Figure 3.17. sysCONFIG Slave Serial Port Timing	
Figure 3.18. Power-On-Reset (POR) Timing	
Figure 3.19. sysCONFIG Port Timing	
Figure 3.20. Configuration from PROGRAMN Timing	
Figure 3.21. Wake-Up Timing	
Figure 3.22. Master SPI Configuration Waveforms	
Figure 3.23. JTAG Port Timing Waveforms	
Figure 3.24. Output Test Load, LVTTL and LVCMOS Standards	
J ,	

^{© 2014-2018} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Acronyms in This Document

A list of acronyms used in this document.

ALUArithmetic Logic UnitBGABall Grid ArrayCDRClock and Data RecoveryCRCCycle Redundancy CodeDCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Transistor-Transistor LogicLVTLLow Voltage Transistor-Transistor LogicLVTLPripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSERDESSerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access PortTDMTime D	Acronym	Definition
CDRClock and Data RecoveryCRCCycle Redundancy CodeDCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Transistor-Transistor LogicLVTLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLVTLPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	ALU	Arithmetic Logic Unit
CRCCycle Redundancy CodeDCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	BGA	Ball Grid Array
DCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	CDR	Clock and Data Recovery
DCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSeralizer/DeserializerSERDESSerializer/DeserializerSELUSingle Event UpsetSERDESSerializer/DeserializerSELUSingle Port RAMSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	CRC	Cycle Redundancy Code
DDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSERDES Client InterfaceSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DCC	Dynamic Clock Control
DLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DCS	Dynamic Clock Select
DSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DDR	Double Data Rate
EBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICSERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DLL	Delay-Locked Loops
ECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLVTTLLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DSP	Digital Signal Processing
FFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	EBR	Embedded Block RAM
FIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICSERDES Client InterfaceSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	ECLK	Edge Clock
FIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICSERDES Client InterfaceSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	FFT	Fast Fourier Transforms
LVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	FIFO	First In First Out
LVDSLow-Voltage Differential SignalingLVPECLLow-Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	FIR	Finite Impulse Response
LVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
LVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVDS	Low-Voltage Differential Signaling
LUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVPECL	Low Voltage Positive Emitter Coupled Logic
MLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVTTL	Low Voltage Transistor-Transistor Logic
PCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LUT	Look Up Table
PCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	MLVDS	Multipoint Low-Voltage Differential Signaling
PCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PCI	Peripheral Component Interconnect
PDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PCS	Physical Coding Sublayer
PFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PCLK	Primary Clock
PICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PDPR	Pseudo Dual Port RAM
PLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PFU	Programmable Functional Unit
PORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PIC	Programmable I/O Cells
SCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PLL	Phase-Locked Loops
SERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	POR	Power On Reset
SEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	SCI	SERDES Client Interface
SLVS Scalable Low-Voltage Signaling SPI Serial Peripheral Interface SPR Single Port RAM SRAM Static Random-Access Memory TAP Test Access Port	SERDES	Serializer/Deserializer
SPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	SEU	Single Event Upset
SPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	SLVS	Scalable Low-Voltage Signaling
SRAM Static Random-Access Memory TAP Test Access Port	SPI	Serial Peripheral Interface
TAP Test Access Port	SPR	Single Port RAM
	SRAM	Static Random-Access Memory
TDM Time Division Multiplexing	ТАР	Test Access Port
	TDM	Time Division Multiplexing

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.






Figure 2.8. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

2.6. Clock Dividers

ECP5/ECP5-5G devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a $\div 2$, $\div 3.5$ mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal.

The clock dividers can be fed from selected PLL outputs, external primary clock pins multiplexed with the DDRDEL Slave Delay or from routing. The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets input and asynchronously forces all outputs to low. The SLIP signal slips the outputs one cycle relative to the input clock. For further information on clock dividers, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263). Figure 2.9 shows the clock divider connections.




Figure 2.9. ECP5/ECP5-5G Clock Divider Sources







Figure 2.15. Detailed sysDSP Slice Diagram





*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

Figure 2.20. Output Register Block on Left and Right Sides

Name	Туре	Description
Q	Output	High Speed Data Output
D	Input	Data from core to output SDR register
D[1:0]/D[3:0]/ D[6:0]	Input	Low Speed Data from device core to output DDR register
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output

Table 2.9. Output Block Port Description

2.12. Tristate Register Block

The tristate register block registers tristate control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output. In DDR operation used mainly for DDR memory interface can be implemented on the left and right sides of the device. Here two inputs feed the tristate registers clocked by both ECLK and SCLK.

Figure 2.21 and Figure 2.22 show the Tristate Register Block functions on the device. For detailed description of the tristate register block modes and usage, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).




Figure 2.21. Tristate Register Block on Top Side






Figure 2.24. DQS Control and Delay Block (DQSBUF)

Table 2.11	DQSBUF	Port List	Description
------------	--------	------------------	-------------

Name	Туре	Description
DQS	Input	DDR memory DQS strobe
READ[1:0]	Input	Read Input from DDR Controller
READCLKSEL[1:0]	Input	Read pulse selection
SCLK	Input	Slow System Clock
ECLK	Input	High Speed Edge Clock (same frequency as DDR memory)
DQSDEL	Input	90° Delay Code from DDRDLL
RDLOADN, RDMOVE, RDDIRECTION	Input	Dynamic Margin Control ports for Read delay
WRLOADN, WRMOVE, WRDIRECTION	Input	Dynamic Margin Control ports for Write delay
PAUSE	Input	Used by DDR Controller to Pause write side signals during DDRDLL Code update or Write Leveling
DYNDELAY[7:0]	Input	Dynamic Write Leveling Delay Control
DQSR90	Output	90° delay DQS used for Read
DQSW270	Output	90° delay clock used for DQ Write
DQSW	Output	Clock used for DQS Write
RDPNTR[2:0]	Output	Read Pointer for IFIFO module
WRPNTR[2:0]	Output	Write Pointer for IFIFO module
DATAVALID	Output	Signal indicating start of valid data
BURSTDET	Output	Burst Detect indicator
RDFLAG	Output	Read Dynamic Margin Control output to indicate max value
WRFLAG	Output	Write Dynamic Margin Control output to indicate max value

^{© 2014-2018} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



ECP5/ECP5-5G devices contain two types of sysI/O buffer pairs:

• Top (Bank 0 and Bank 1) and Bottom (Bank 8 and Bank 4) sysIO Buffer Pairs (Single-Ended Only)

The sysI/O buffers in the Banks at top and bottom of the device consist of ratioed single-ended output drivers and single-ended input buffers. The I/Os in these banks are not usually used as a pair, except when used as emulated differential output pair. They are used as individual I/Os and be configured as different I/O modes, as long as they are compatible with the V_{CCIO} voltage in the bank. When used as emulated differential outputs, the pair can be used together.

The top and bottom side IOs also support hot socketing. They support IO standards from 3.3 V to 1.2 V. They are ideal for general purpose I/Os, or as ADDR/CMD bus for DDR2/DDR3 applications, or for used as emulated differential signaling.

Bank 4 I/O only exists in the LFE5-85 device.

Bank 8 is a bottom bank that shares with sysConfig I/Os. During configuration, these I/Os are used for programming the device. Once the configuration is completed, these I/Os can be released and user can use these I/Os for functional signals in his design.

The top and bottom side pads can be identified by the Lattice Diamond tool.

Left and Right (Banks 2, 3, 6 and 7) sysI/O Buffer Pairs (50% Differential and 100% Single-Ended Outputs)

The sysI/O buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two single-ended input buffers (both ratioed and referenced) and half of the sysI/O buffer pairs (PIOA/B pairs) also has a high-speed differential output driver. One of the referenced input buffers can also be configured as a differential input. In these banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

In addition, programmable on-chip input termination (parallel or differential, static or dynamic) is supported on these sides, which is required for DDR3 interface. However, there is no support for hot-socketing for the I/O pins located on the left and right side of the device as the PCI clamp is always enabled on these pins.

LVDS differential output drivers are available on 50% of the buffer pairs on the left and right banks.

2.14.2. Typical sysI/O I/O Behavior during Power-up

The internal Power-On-Reset (POR) signal is deactivated when V_{CC} , V_{CCIO8} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in ECP5/ECP5-5G devices, see the list of technical documentation in Supplemental Information section on page 102.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. V_{CCIO} supplies should be powered-up before or together with the V_{CC} and V_{CCAUX} supplies.

2.14.3. Supported sysI/O Standards

The ECP5/ECP5-5G sysI/O buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individual configuration options for drive strength, slew rates, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSUL. Differential standards supported include LVDS, differential SSTL and differential HSUL. For further information on utilizing the sysI/O buffer to support a variety of standards, refer to ECP5 and ECP5-5G sysIO Usage Guide (TN1262).



When an error is detected, and the user's error handling software determines the error did not create any risk to the system operation, the SEC tool allows the device to be re-configured in the background to correct the affected bit. This operation allows the user functions to continue to operate without stopping the system function.

Additional SEI tool is also available in the Diamond Software, by creating a frame of data to be programmed into the device in the background with one bit changed, without stopping the user functions on the device. This emulates an SEU situation, allowing the user to test and monitor its error handling software.

For further information on SED support, refer to LatticeECP3, ECP5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide (TN1184).

2.18.3. On-Chip Oscillator

Every ECP5/ECP5-5G device has an internal CMOS oscillator which is used to derive a Master Clock (MCLK) for configuration. The oscillator and the MCLK run continuously and are available to user logic after configuration is completed. The software default value of the MCLK is nominally 2.4 MHz. Table 2.16 lists all the available MCLK frequencies. When a different Master Clock is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal Master Clock frequency of 2.4 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.4 MHz.

This internal oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260) and ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)

MCLK Frequency (MHz)
2.4
4.8
9.7
19.4
38.8
62

2.19. Density Shifting

The ECP5/ECP5-5G family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. An example is that some user I/Os may become No Connects in smaller devices in the same package. Refer to the ECP5/ECP5-5G Pin Migration Tables and Diamond software for specific restrictions and limitations.



3.3. **Power Supply Ramp Rates**

Table 3.3. Power Supply Ramp Rates

Symbol	Parameter	Min	Тур	Max	Unit
t _{RAMP}	Power Supply ramp rates for all supplies	0.01	-	10	V/ms

Note: Assumes monotonic ramp rates.

Power-On-Reset Voltage Levels 3.4.

Table 3.4. Power-On-Reset Voltage Levels

Symbol	Parameter			Min	Тур	Max	Unit
	Power-On-Reset ramp-up	V _{cc}	0.90	-	1.00	V	
VPORUP	All Devices	trip point (Monitoring V_{cc} ,	V _{CCAUX}	2.00	Ι	2.20	V
	V _{CCAUX} , and V _{CCIO8})	V _{CCIO8}	0.95	_	1.06	V	
N	Power-On-Reset ramp-	V _{cc}	0.77	Ι	0.87	V	
Vpordn	All Devices	down trip point (Monitoring V_{CC} , and V_{CCAUX}	V _{CCAUX}	1.80	_	2.00	V

Notes:

These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

- Only V_{CCIO8} has a Power-On-Reset ramp up trip point. All other V_{CCIOs} do not have Power-On-Reset ramp up detection.
- V_{CCIO8} does not have a Power-On-Reset ramp down detection. V_{CCIO8} must remain within the Recommended Operating Conditions to ensure proper operation.

Power up Sequence 3.5.

Power-On-Reset (POR) puts the ECP5/ECP5-5G device in a reset state. POR is released when Vcc, VccAUX, and VccI08 are ramped above the VPORUP voltage, as specified above.

V_{CCIO8} controls the voltage on the configuration I/O pins. If the ECP5/ECP5-5G device is using Master SPI mode to download configuration data from external SPI Flash, it is required to ramp V_{CCIO8} above V_{IH} of the external SPI Flash, before at least one of the other two supplies (V_{CC} and/or V_{CCAUX}) is ramped to V_{PORUP} voltage level. If the system cannot meet this power up sequence requirement, and requires the V_{CCIO8} to be ramped last, then the system must keep either PROGRAMN or INITN pin LOW during power up, until V_{CCI08} reaches V_{IH} of the external SPI Flash. This ensures the signals driven out on the configuration pins to the external SPI Flash meet the V_{IH} voltage requirement of the SPI Flash. For LFE5UM/LFE5UM5G devices, it is required to power up V_{CCA}, before V_{CCAUXA} is powered up.

Hot Socketing Specifications 3.6.

Table 3.5. Hot Socketing Specifications

Symbol	Parameter	Condition	Min	Тур	Max	Unit
IDK_HS	Input or I/O Leakage Current for Top and Bottom Banks Only	$0 \leq V_{IN} \leq V_{IH}$ (Max)	_	_	±1	mA
101/	Input or I/O Leakage Current	$0 \le V_{\text{IN}} < V_{\text{CCIO}}$	—	—	±1	mA
IDK	for Left and Right Banks Only	$V_{CCIO} \leq V_{IN} \leq V_{CCIO} + 0.5 \ V$	_	18	_	mA

Notes:

V_{CC}, V_{CCAUX} and V_{CCIO} should rise/fall monotonically. 1.

I_{DK} is additive to I_{PU}, I_{PW} or I_{BH}. 2.

LVCMOS and LVTTL only. 3.

4. Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the I_{DK} current can exceed ±1 mA.



3.10. Supply Current (Standby)

Over recommended operating conditions.

Table 3.8. ECP5/ECP5-5G Supply Current (Standby)

Symbol	Parameter	Device	Typical	Unit
		LFE5U-12F/ LFE5U-25F/ LFE5UM-25F	77	mA
		LFE5UM5G-25F	77	mA
	Core Dower Supply Current	LFE5U-45F/ LFE5UM-45F	116	mA
I _{CC}	Core Power Supply Current	LFE5UM5G-45F	116	mA
		LFE5U-85F/ LFE5UM-85F	212	mA
		LFE5UM5G-85F	212	mA
		LFE5U-12F/ LFE5U-25F/ LFE5UM-25F/ LFE5UM5G-25F	16	mA
I _{CCAUX}	Auxiliary Power Supply Current LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F		17	mA
		LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F	26	mA
	LFE5U-12F/ LFE5U-25F/ LFE5U LFE5UM5G-25F		0.5	mA
I _{CCIO}	Bank Power Supply Current (Per Bank)	LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F	0.5	mA
		LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F	0.5	mA
		LFE5UM-25F	11	mA
		LFE5UM5G-25F	12	mA
	SERDES Power Supply Current (Per	LFE5UM-45F	9.5	mA
I _{CCA}	Dual)	LFE5UM5G-45F	11	mA
	LFE5UM-85F		9.5	mA
		LFE5UM5G-85F	11	mA

Notes:

- For further information on supply current, see the list of technical documentation in Supplemental Information section on page 102.
- Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.

• Frequency 0 Hz.

- Pattern represents a "blank" configuration data file.
- T_J = 85 °C, power supplies at nominal voltage.
- To determine the ECP5/ECP5-5G peak start-up current, use the Power Calculator tool in the Lattice Diamond Design Software.



3.17. Maximum I/O Buffer Speed

Over recommended operating conditions.

Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed

uffer Description		Max	Unit
Maximum Input Frequency	·	·	
LVDS25	LVDS, V _{CCIO} = 2.5 V	400	MHz
MLVDS25	MLVDS, Emulated, V _{CCIO} = 2.5 V	400	MHz
BLVDS25	BLVDS, Emulated, V _{CCIO} = 2.5 V	400	MHz
MIPI D-PHY (HS Mode)	MIPI Video	400	MHz
SLVS	SLVS similar to MIPI	400	MHz
Mini LVDS	Mini LVDS	400	MHz
LVPECL33	LVPECL, Emulated, V _{CCIO} = 3.3 V	400	MHz
SSTL18 (all supported classes)	SSTL_18 class I, II, V _{CCIO} = 1.8 V	400	MHz
SSTL15 (all supported classes)	SSTL_15 class I, II, V _{CCIO} = 1.5 V	400	MHz
SSTL135 (all supported classes)	SSTL_135 class I, II, V _{CCIO} = 1.35 V	400	MHz
HSUL12 (all supported classes)	HSUL_12 class I, II, V _{CCIO} = 1.2 V	400	MHz
LVTTL33	LVTTL, V _{CCIO} = 3.3 V	200	MHz
LVCMOS33	LVCMOS, V _{CCIO} = 3.3 V	200	MHz
LVCMOS25	LVCMOS, V _{CCIO} = 2.5 V	200	MHz
LVCMOS18	LVCMOS, V _{CCIO} = 1.8 V	200	MHz
LVCMOS15	LVCMOS 1.5, V _{CCIO} = 1.5 V	200	MHz
LVCMOS12	LVCMOS 1.2, V _{CCIO} = 1.2 V	200	MHz
Maximum Output Frequency			
LVDS25E	LVDS, Emulated, V _{CCIO} = 2.5 V	150	MHz
LVDS25	LVDS, V _{CCIO} = 2.5 V	400	MHz
MLVDS25	MLVDS, Emulated, V _{CCIO} = 2.5 V	150	MHz
BLVDS25	BLVDS, Emulated, V _{CCIO} = 2.5 V	150	MHz
LVPECL33	LVPECL, Emulated, V _{CCIO} = 3.3 V	150	MHz
SSTL18 (all supported classes)	SSTL_18 class I, II, V _{CCIO} = 1.8 V	400	MHz
SSTL15 (all supported classes)	SSTL_15 class I, II, V _{CCIO} = 1.5 V	400	MHz
SSTL135 (all supported classes)	SSTL_135 class I, II, V _{CCIO} = 1.35 V	400	MHz
HSUL12 (all supported classes)	HSUL12 class I, II, V _{CCI0} = 1.2 V	400	MHz
LVTTL33	LVTTL, VCCIO = 3.3 V	150	MHz
LVCMOS33 (For all drives)	LVCMOS, 3.3 V	150	MHz
LVCMOS25 (For all drives)	LVCMOS, 2.5 V	150	MHz
LVCMOS18 (For all drives)	LVCMOS, 1.8 V	150	MHz
LVCMOS15 (For all drives)	LVCMOS, 1.5 V	150	MHz
LVCMOS12 (For all drives)	LVCMOS, 1.2 V	150	MHz

Notes:

1. These maximum speeds are characterized but not tested on every device.

- 2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.
- 3. LVCMOS timing is measured with the load specified in Switching Test Conditions, Table 3.44 on page 90.
- 4. All speeds are measured at fast slew.
- 5. Actual system operation may vary depending on user logic implementation.
- 6. Maximum data rate equals 2 times the clock rate when utilizing DDR.



3.19. sysCLOCK PLL Timing

Over recommended operating conditions.

Parameter	Descriptions	Conditions	Min	Max	Units
f _{IN}	Input Clock Frequency (CLKI, CLKFB)	_	8	400	MHz
f _{out}	Output Clock Frequency (CLKOP, CLKOS)	—	3.125	400	MHz
f _{vco}	PLL VCO Frequency	—	400	800	MHz
$f_{\text{PFD}}{}^3$	Phase Detector Input Frequency	_	10	400	MHz
AC Characteris	itics				
t _{DT}	Output Clock Duty Cycle	_	45	55	%
t _{PH4}	Output Phase Accuracy	_	-5	5	%
		f _{o∪T} ≥ 100 MHz	400 800 10 400 45 55 -5 5 100 0.025 200 0.050 0.011 0.011 50 50 50 0.02 0.5 0.5	ps p-p	
	Output Clock Period Jitter	f _{о∪т} < 100 MHz	_	0.025	UIPP
		f _{o∪T} ≥ 100 MHz	_	200	ps p-p
t _{opjit} 1	Output Clock Cycle-to-Cycle Jitter	f _{о∪т} < 100 MHz	_	0.050	UIPP
		f _{PFD} ≥ 100 MHz	_	200	ps p-p
	Output Clock Phase Jitter	f _{PFD} < 100 MHz	_	0.011	UIPP
t _{spo}	Static Phase Offset	Divider ratio = integer	_	400	ps p-p
t _w	Output Clock Pulse Width	At 90% or 10%	0.9	_	ns
t _{LOCK} ²	PLL Lock-in Time	_	_	15	ms
t _{UNLOCK}	PLL Unlock Time	_	_	50	ns
		f _{PFD} ≥ 20 MHz	_	1,000	ps p-p
t _{IPJIT}	Input Clock Period Jitter	f _{PFD} < 20 MHz	_	0.02	UIPP
t _{HI}	Input Clock High Time	90% to 90%	0.5	_	ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	_	ns
t _{RST}	RST/ Pulse Width	—	1	_	ms
t _{rstrec}	RST Recovery Time	_	1	-	ns
t _{load_reg}	Min Pulse for CIB_LOAD_REG	_	10	_	ns
t _{rotate-setup}	Min time for CIB dynamic phase controls to be stable fore CIB_ROTATE	_	5	_	ns
t _{rotate-wd}	Min pulse width for CIB_ROTATE to maintain "0" or	_	4	_	VCO cycles

Notes:

1. Jitter sample is taken over 10,000 samples for Periodic jitter, and 2,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for $f_{PFD} > 10$ MHz. For $f_{PFD} < 10$ MHz, the jitter numbers may not be met in certain conditions.



3.30. SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics

3.30.1. AC and DC Characteristics

Table 3.39. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
BR _{SDO}	Serial data rate	-	270	_	2975	Mb/s
T _{JALIGNMENT} ²	Serial output jitter, alignment	270 Mb/s ⁶	—	_	0.2	UI
T _{JALIGNMENT} ²	Serial output jitter, alignment	1485 Mb/s	_	_	0.2	UI
T _{JALIGNMENT} ^{1, 2}	Serial output jitter, alignment	2970 Mb/s	—	_	0.3	UI
T _{JTIMING}	Serial output jitter, timing	270 Mb/s ⁶	—	_	0.2	UI
T _{JTIMING}	Serial output jitter, timing	1485 Mb/s	_	_	1	UI
T _{JTIMING}	Serial output jitter, timing	2970 Mb/s	—	_	2	UI

Notes:

1. Timing jitter is measured in accordance with SMPTE serial data transmission standards.

- 2. Jitter is defined in accordance with SMPTE RP1 184-1996 as: jitter at an equipment output in the absence of input jitter.
- 3. All Tx jitter are measured at the output of an industry standard cable driver, with the Lattice SERDES device configured to 50Ω output impedance connecting to the external cable driver with differential signaling.
- 4. The cable driver drives: RL=75 Ω , AC-coupled at 270, 1485, or 2970 Mb/s.
- 5. All LFE5UM/LFE5UM5G devices are compliant with all SMPTE compliance tests, except 3G-SDI Level-A pathological compliance pattern test.
- 6. 270 Mb/s is supported with Rate Divider only.

Table 3.40. Receive

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
BR _{SDI}	Serial input data rate	—	270		2970	Mb/s

Table 3.41. Reference Clock

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
F _{VCLK}	Video output clock frequency	—	54	-	148.5	MHz
DCv	Duty cycle, video clock	—	45	50	55	%


Note: SD-SDI (270 Mb/s) is supported with Rate Divider only. For Single Rate: Reference Clock = 54 MHz and Rate Divider = /2. For Tri-Rate: Reference Clock = 148.5 MHz and Rate Divider = /11.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.




5. Ordering Information

5.1. ECP5/ECP5-5G Part Number Description







5.2. Ordering Part Numbers

5.2.1. Commercial

Part number	Grade	Package	Pins	Temp.	LUTs (K)	SERDES
LFE5U-12F-6BG256C	-6	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-7BG256C	-7	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-8BG256C	-8	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-6MG285C	-6	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-7MG285C	-7	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-8MG285C	-8	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-6BG381C	-6	Lead free caBGA	381	Commercial	12	No
LFE5U-12F-7BG381C	-7	Lead free caBGA	381	Commercial	12	No
LFE5U-12F-8BG381C	-8	Lead free caBGA	381	Commercial	12	No
LFE5U-25F-6BG256C	-6	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-7BG256C	-7	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-8BG256C	-8	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-6MG285C	-6	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-7MG285C	-7	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-8MG285C	-8	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-6BG381C	-6	Lead free caBGA	381	Commercial	24	No
LFE5U-25F-7BG381C	-7	Lead free caBGA	381	Commercial	24	No
LFE5U-25F-8BG381C	-8	Lead free caBGA	381	Commercial	24	No
LFE5U-45F-6BG256C	-6	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-7BG256C	-7	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-8BG256C	-8	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-6MG285C	-6	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-7MG285C	-7	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-8MG285C	-8	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-6BG381C	-6	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-7BG381C	-7	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-8BG381C	-8	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-6BG554C	-6	Lead free caBGA	554	Commercial	44	No
LFE5U-45F-7BG554C	-7	Lead free caBGA	554	Commercial	44	No

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Supplemental Information

For Further Information

A variety of technical notes for the ECP5/ECP5-5G family are available.

- High-Speed PCB Design Considerations (TN1033)
- Transmission of High-Speed Serial Signals Over Common Cable Media (TN1066)
- PCB Layout Recommendations for BGA Packages (TN1074)
- Minimizing System Interruption During Configuration Using TransFR Technology (TN1087)
- Electrical Recommendations for Lattice SERDES (FPGA-TN-02077)
- LatticeECP3, ECP-5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide (TN1184)
- Using TraceID (TN1207)
- Sub-LVDS Signaling Using Lattice Devices (TN1210)
- Advanced Security Encryption Key Programming Guide for ECP5, ECP5-5G, LatticeECP3, and LatticeECP2/MS Devices (TN1215)
- LatticeECP3, LatticeECP2/M, ECP5 and ECP5-5G Dual Boot and Multiple Boot Feature (TN1216)
- ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260)
- ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261)
- ECP5 and ECP5-5G sysIO Usage Guide (TN1262)
- ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263)
- ECP5 and ECP5-5G Memory Usage Guide (TN1264)
- ECP5 and ECP5-5G High-Speed I/O Interface (TN1265)
- Power Consumption and Management for ECP5 and ECP5-5G Devices (TN1266)
- ECP5 and ECP5-5G sysDSP Usage Guide (TN1267)
- ECP5 and ECP5-5G Hardware Checklist (FPGA-TN-02038)
- Solder Reflow Guide for Surface Mount Devices (FPGA-TN-02041)
- ECP5 and ECP5-5G PCI Express Soft IP Ease of Use Guidelines (FPGA-TN-02045)
- Programming External SPI Flash through JTAG for ECP5/ECP5-5G (FPGA-TN-02050)
- Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10 (AN6095)

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL): www.jedec.org
- PCI: www.pcisig.com

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Revision History

Date	Version	Section	Change Summary
March 2018	1.9	All	Updated formatting and page referencing.
		General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-45.
		Architecture	Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. Updated footnote #1.
		DC and Switching	Updated Table 3.2. Recommended Operating Conditions.
		Characteristics	Added 2 rows and updated values in Table 3.7. DC Electrical Characteristics.
			Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby).
			Updated Table 3.11. sysl/O Recommended Operating Conditions.
			Updated Table 3.12. Single-Ended DC Characteristics.
			Updated Table 3.13. LVDS.
			Updated Table 3.14. LVDS25E DC Conditions.
			Updated Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed.
			Updated Table 3.28. Receiver Total Jitter Tolerance Specification.
			Updated header name of section 3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics.
			Updated header name of section 3.29 Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics
		Pinout Information	Updated table in section 4.3.2 LFE5U.
		Ordering Information	Added table rows in 5.2.1 Commercial.
			Added table rows in 5.2.2 Industrial.
		Supplemental Information	Updated For Further Information section.
November 2017	1.8	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-12 and LFE5U-25.



(Continued)

Date	Version	Section	Change Summary
November 2015	1.5	All	Added ECP5-5G device family.
			Changed document title to ECP5 and ECP5-5G Family Data Sheet.
	1.4	General Description	Updated Features section. Added support for eDP in RDR and HDR.
		Architecture	Updated Overview section.
			Revised Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level). Modified Flexible sysIO description and Note.
			Updated SERDES and Physical Coding Sublayer section.
			Changed E.24.V in CPRI protocol to E.24.LV.
			• Removed "1.1 V" from paragraph on unused Dual.
		DC and Switching	Updated Hot Socketing Requirements section. Revised V_{CCHTX} in table
		Characteristics	notes 1 and 3. Indicated V _{CCHTX} in table note 4.
			Updated SERDES High-Speed Data Transmitter section. Revised V_{CCHTX}
			in table note 1.
		Ordering Information	Updated ECP5/ECP5-5G Part Number Description section. Changed "LFE5 FPGA" under Device Family to "ECP5 FPGA".
August 2015	1.3	General Description	Updated Features section.
			Removed SMPTE3G under Embedded SERDES.
			Added Single Event Upset (SEU) Mitigation Support.
			Removed SMPTE protocol in fifth paragraph.
		Architecture	General update.
		DC and Switching Characteristics	General update.
		Pinout Information	Updated Signal Descriptions section. Revised the descriptions of the following signals:
			• P[L/R] [Group Number]_[A/B/C/D]
			• P[T/B][Group Number]_[A/B]
			D4/IO4 (Previously named D4/MOSI2/IO4)
			D5/IO5 (Previously named D5/MISO/IO5)
			 VCCHRX_D[dual_num]CH[chan_num]
			VCCHTX_D[dual_num]CH[chan_num]
		Supplemental Information	Added TN1184 reference.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.