
# Lattice Semiconductor Corporation - <u>LFE5U-25F-8MG285I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	6000
Number of Logic Elements/Cells	24000
Total RAM Bits	1032192
Number of I/O	118
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	285-LFBGA, CSPBGA
Supplier Device Package	285-CSFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-25f-8mg285i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Acronyms in This Document**

A list of acronyms used in this document.

ALUArithmetic Logic UnitBGABall Grid ArrayCDRClock and Data RecoveryCRCCycle Redundancy CodeDCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Transistor-Transistor LogicLVTLLow Voltage Transistor-Transistor LogicLVTLPripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSERDESSerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access PortTDMTime D	Acronym	Definition
CDRClock and Data RecoveryCRCCycle Redundancy CodeDCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Transistor-Transistor LogicLVTLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLVTLPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	ALU	Arithmetic Logic Unit
CRCCycle Redundancy CodeDCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	BGA	Ball Grid Array
DCCDynamic Clock ControlDCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	CDR	Clock and Data Recovery
DCSDynamic Clock SelectDDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSeralizer/DeserializerSERDESSerializer/DeserializerSELUSingle Event UpsetSERDESSerializer/DeserializerSELUSingle Port RAMSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	CRC	Cycle Redundancy Code
DDRDouble Data RateDLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSERDES Client InterfaceSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DCC	Dynamic Clock Control
DLLDelay-Locked LoopsDSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLVTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DCS	Dynamic Clock Select
DSPDigital Signal ProcessingEBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICSERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DDR	Double Data Rate
EBREmbedded Block RAMECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICSERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DLL	Delay-Locked Loops
ECLKEdge ClockFFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTLLow Voltage Transistor-Transistor LogicLVTTLLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	DSP	Digital Signal Processing
FFTFast Fourier TransformsFIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	EBR	Embedded Block RAM
FIFOFirst In First OutFIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICSERDES Client InterfaceSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	ECLK	Edge Clock
FIRFinite Impulse ResponseLVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICSERDES Client InterfaceSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	FFT	Fast Fourier Transforms
LVCMOSLow-Voltage Complementary Metal Oxide SemiconductorLVDSLow-Voltage Differential SignalingLVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	FIFO	First In First Out
LVDSLow-Voltage Differential SignalingLVPECLLow-Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	FIR	Finite Impulse Response
LVPECLLow Voltage Positive Emitter Coupled LogicLVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
LVTTLLow Voltage Transistor-Transistor LogicLUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVDS	Low-Voltage Differential Signaling
LUTLook Up TableMLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVPECL	Low Voltage Positive Emitter Coupled Logic
MLVDSMultipoint Low-Voltage Differential SignalingPCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LVTTL	Low Voltage Transistor-Transistor Logic
PCIPeripheral Component InterconnectPCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	LUT	Look Up Table
PCSPhysical Coding SublayerPCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	MLVDS	Multipoint Low-Voltage Differential Signaling
PCLKPrimary ClockPDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PCI	Peripheral Component Interconnect
PDPRPseudo Dual Port RAMPFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PCS	Physical Coding Sublayer
PFUProgrammable Functional UnitPICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PCLK	Primary Clock
PICProgrammable I/O CellsPLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PDPR	Pseudo Dual Port RAM
PLLPhase-Locked LoopsPORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PFU	Programmable Functional Unit
PORPower On ResetSCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PIC	Programmable I/O Cells
SCISERDES Client InterfaceSERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	PLL	Phase-Locked Loops
SERDESSerializer/DeserializerSEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	POR	Power On Reset
SEUSingle Event UpsetSLVSScalable Low-Voltage SignalingSPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	SCI	SERDES Client Interface
SLVS   Scalable Low-Voltage Signaling     SPI   Serial Peripheral Interface     SPR   Single Port RAM     SRAM   Static Random-Access Memory     TAP   Test Access Port	SERDES	Serializer/Deserializer
SPISerial Peripheral InterfaceSPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	SEU	Single Event Upset
SPRSingle Port RAMSRAMStatic Random-Access MemoryTAPTest Access Port	SLVS	Scalable Low-Voltage Signaling
SRAM Static Random-Access Memory   TAP Test Access Port	SPI	Serial Peripheral Interface
TAP Test Access Port	SPR	Single Port RAM
	SRAM	Static Random-Access Memory
TDM Time Division Multiplexing	ТАР	Test Access Port
	TDM	Time Division Multiplexing

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.






Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking

### 2.5.1. Primary Clocks

The ECP5/ECP5-5G device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network.

The primary clock network is divided into four clocking quadrants: Top Left (TL), Bottom Left (BL), Top Right (TR), and Bottom Right (BR). Each of these quadrants has 16 clocks that can be distributed to the fabric in the quadrant.

The Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of 16 clocks per quadrant. The user can change how the clocks are routed by specifying a preference in the Lattice Diamond software to locate the clock to specific. The ECP5/ECP5-5G device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- CLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SERDES/PCS/PCSDIV clocks
- OSC clock

These sources are routed to one of four clock switches called a Mid Mux. The outputs of the Mid MUX are routed to the center of the FPGA where another clock switch, called the Center MUX, is used to route the primary clock sources to primary clock distribution to the ECP5/ECP5-5G fabric. These routing muxes are shown in Figure 2.6. Since there is a maximum of 60 unique clock input sources to the clocking quadrants, there are potentially 64 unique clock domains that can be used in the ECP5/ECP5-5G Device. For more information about the primary clock tree and connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

#### 2.5.1.1. Dynamic Clock Control

The Dynamic Clock Control (DCC), Quadrant Clock enable/disable feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by that clock will not toggle, reducing the overall power consumption of the device. The disable function will not create glitch and increase the clock latency to the primary clock network.

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the quadrant clock network. For more information about the DCC, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).



#### 2.5.1.2. Dynamic Clock Select

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operation modes, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve functioning glitch-less DCS output clock, but it is not required running clocks when used as non-glitch-less normal clock multiplexer.

There are two DCS blocks per device that are fed to all quadrants. The inputs to the DCS block come from all the output of MIDMUXs and Clock from CIB located at the center of the PLC array core. The output of the DCS is connected to one of the inputs of Primary Clock Center MUX.

Figure 2.7 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).




Figure 2.7. DCS Waveforms

### 2.5.2. Edge Clock

ECP5/ECP5-5G devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are two ECLK networks per bank IO on the Left and Right sides of the devices.

Each Edge Clock can be sourced from the following:

- Dedicated Clock input pins (PCLK)
- DLLDEL output (Clock delayed by 90o)
- PLL outputs (CLKOP and CLKOS)
- ECLKBRIDGE
- Internal Nodes

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.






Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85)

### 2.8. sysMEM Memory

ECP5/ECP5-5G devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 Kb RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and FIFO buffers (via external PFUs).

### 2.8.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in Table 2.6 on page 25. FIFOs can be implemented in sysMEM EBR blocks by implementing support logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to ECP5 and ECP5-5G Memory Usage Guide (TN1264).



#### 2.11.1.1. Input FIFO

The ECP5/ECP5-5G PIO has dedicated input FIFO per single-ended pin for input data register for DDR Memory interfaces. The FIFO resides before the gearing logic. It transfers data from DQS domain to continuous ECLK domain. On the Write side of the FIFO, it is clocked by DQS clock which is the delayed version of the DQS Strobe signal from DDR memory. On the Read side of FIFO, it is clocked by ECLK. ECLK may be any high speed clock with identical frequency as DQS (the frequency of the memory chip). Each DQS group has one FIFO control block. It distributes FIFO read/write pointer to every PIC in same DQS group. DQS Grouping and DQS Control Block is described in DDR Memory Support section on page 35.

Name	Туре	Description
D	Input	High Speed Data Input
Q[1:0]/Q[3:0]/Q[6:0]	Output	Low Speed Data to the device core
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQS	Input	Clock from DQS control Block used to clock DDR memory data
ALIGNWD	Input	Data Alignment signal from device core.

#### Table 2.8. Input Block Port Description

### 2.11.2. Output Register Block

The output register block registers signal from the core of the device before they are passed to the sysIO buffers.

ECP5/ECP5-5G output data path has output programmable flip flops and output gearing logic. On the left and right sides, the output register block can support 1x, 2x and 7:1 gearing enabling high speed DDR interfaces and DDR memory interfaces. On the top side, the banks support 1x gearing. ECP5/ECP5-5G output data path diagram is shown in Figure 2.19. The programmable delay cells are also available in the output data path.

For detailed description of the output register block modes and usage, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).





Figure 2.19. Output Register Block on Top Side







Name	Туре	Description
TD	Input	Tristate Input to Tristate SDR Register
RST	Input	Reset to the Tristate Block
TD[1:0]	Input	Tristate input to TSHX2 function
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output
TQ	Output	Output of the Tristate block

### 2.13. DDR Memory Support

### 2.13.1. DQS Grouping for DDR Memory

Certain PICs have additional circuitry to allow the implementation of high-speed source synchronous and DDR2, DDR3, LPDDR2 or LPDDR3 memory interfaces. The support varies by the edge of the device as detailed below.

The left and right sides of the PIC have fully functional elements supporting DDR2, DDR3, LPDDR2 or LPDDR3 memory interfaces. Every 16 PIOs on the left and right sides are grouped into one DQS group, as shown in Figure 2.23 on page 36. Within each DQS group, there are two pre-placed pins for DQS and DQS# signals. The rest of the pins in the DQS group can be used as DQ signals and DM signal. The number of pins in each DQS group bonded out is package dependent. DQS groups with less than 11 pins bonded out can only be used for LPDDR2/3 Command/ Address busses. In DQS groups with more than 11 pins bonded out, up to two pre-defined pins are assigned to be used as "virtual" VCCIO, by driving these pins to HIGH, with the user connecting these pins to VCCIO power supply. These connections create "soft" connections to V<sub>CCIO</sub> thru these output pins, and make better connections on VCCIO to help to reduce SSO noise. For details, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).



	PIO A	sysIO Buffer	Pad A (T)
•	PIO B	sysIO Buffer	Pad B (C)
<b>↓</b>	PIO C	sysIO Buffer	Pad C
<b>↓</b>	PIO D	sysIO Buffer	Pad D
<b>↓</b>	PIO A	sysIO Buffer	Pad A (T)
<b>↓</b>	PIO B	sysIO Buffer	Pad B (C)
<b>↓</b>	PIO C	sysIO Buffer	Pad C
<b>↓</b>	PIO D	sysIO Buffer	Pad D
	DQSBUF	 Delay	
<b>↓</b>	PIO A	sysIO Buffer	Pad A (T)
<b>↓</b>	PIO B	sysIO Buffer	Pad B (C)
<b>↓</b>	PIO C	sysIO Buffer	Pad C
<b>↓</b>	PIO D	sysIO Buffer	Pad D
<b>↓</b>	PIO A	syslO Buffer	Pad A (T)
<b>↓</b>	PIO B	sysIO Buffer	Pad B (C)
<b>♦</b> →	PIO C	sysIO Buffer	Pad C
•	PIO C PIO D	sysIO Buffer	Pad C Pad D

Figure 2.23. DQS Grouping on the Left and Right Edges

### 2.13.2. DLL Calibrated DQS Delay and Control Block (DQSBUF)

To support DDR memory interfaces (DDR2/3, LPDDR2/3), the DQS strobe signal from the memory must be used to capture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory device aligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This time shifted is achieved by using DQSDEL programmable delay line in the DQS Delay Block (DQS read circuit). The DQSDEL is implemented as a slave delay line and works in conjunction with a master DDRDLL.

This block also includes slave delay line to generate delayed clocks used in the write side to generate DQ and DQS with correct phases within one DQS group. There is a third delay line inside this block used to provide write leveling feature for DDR write if needed.

Each of the read and write side delays can be dynamically shifted using margin control signals that can be controlled by the core logic.

FIFO Control Block shown in Figure 2.24 generates the Read and Write Pointers for the FIFO block inside the Input Register Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.






Figure 2.24. DQS Control and Delay Block (DQSBUF)

Table 2.11	DQSBUF	<b>Port List</b>	Description
------------	--------	------------------	-------------

Name	Туре	Description
DQS	Input	DDR memory DQS strobe
READ[1:0]	Input	Read Input from DDR Controller
READCLKSEL[1:0]	Input	Read pulse selection
SCLK	Input	Slow System Clock
ECLK	Input	High Speed Edge Clock (same frequency as DDR memory)
DQSDEL	Input	90° Delay Code from DDRDLL
RDLOADN, RDMOVE, RDDIRECTION	Input	Dynamic Margin Control ports for Read delay
WRLOADN, WRMOVE, WRDIRECTION	Input	Dynamic Margin Control ports for Write delay
PAUSE	Input	Used by DDR Controller to Pause write side signals during DDRDLL Code update or Write Leveling
DYNDELAY[7:0]	Input	Dynamic Write Leveling Delay Control
DQSR90	Output	90° delay DQS used for Read
DQSW270	Output	90° delay clock used for DQ Write
DQSW	Output	Clock used for DQS Write
RDPNTR[2:0]	Output	Read Pointer for IFIFO module
WRPNTR[2:0]	Output	Write Pointer for IFIFO module
DATAVALID	Output	Signal indicating start of valid data
BURSTDET	Output	Burst Detect indicator
RDFLAG	Output	Read Dynamic Margin Control output to indicate max value
WRFLAG	Output	Write Dynamic Margin Control output to indicate max value

<sup>© 2014-2018</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



When an error is detected, and the user's error handling software determines the error did not create any risk to the system operation, the SEC tool allows the device to be re-configured in the background to correct the affected bit. This operation allows the user functions to continue to operate without stopping the system function.

Additional SEI tool is also available in the Diamond Software, by creating a frame of data to be programmed into the device in the background with one bit changed, without stopping the user functions on the device. This emulates an SEU situation, allowing the user to test and monitor its error handling software.

For further information on SED support, refer to LatticeECP3, ECP5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide (TN1184).

### 2.18.3. On-Chip Oscillator

Every ECP5/ECP5-5G device has an internal CMOS oscillator which is used to derive a Master Clock (MCLK) for configuration. The oscillator and the MCLK run continuously and are available to user logic after configuration is completed. The software default value of the MCLK is nominally 2.4 MHz. Table 2.16 lists all the available MCLK frequencies. When a different Master Clock is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal Master Clock frequency of 2.4 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.4 MHz.

This internal oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260) and ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

#### Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)

MCLK Frequency (MHz)
2.4
4.8
9.7
19.4
38.8
62

### 2.19. Density Shifting

The ECP5/ECP5-5G family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. An example is that some user I/Os may become No Connects in smaller devices in the same package. Refer to the ECP5/ECP5-5G Pin Migration Tables and Diamond software for specific restrictions and limitations.



### 3.7. Hot Socketing Requirements

#### **Table 3.6. Hot Socketing Requirements**

Description	Min	Тур	Max	Unit
Input current per SERDES I/O pin when device is powered down and inputs driven.	_	_	8	mA
Input current per HDIN pin when device power supply is off, inputs driven <sup>1, 2</sup>	_	_	15	mA
Current per HDIN pin when device power ramps up, input driven <sup>3</sup>	_	_	50	mA
Current per HDOUT pin when device power supply is off, outputs pulled up <sup>4</sup>	—	—	30	mA

Notes:

1. Device is powered down with all supplies grounded, both HDINP and HDINN inputs driven by a CML driver with maximum allowed output V<sub>CCHTX</sub>, 8b/10b data, no external AC coupling.

2. Each P and N input must have less than the specified maximum input current during hot plug. For a device with 2 DCU, the total input current would be 15 mA \* 4 channels \* 2 input pins per channel = 120 mA.

- Device power supplies are ramping up (V<sub>CCA</sub> and V<sub>CCAUX</sub>), both HDINP and HDINN inputs are driven by a CML driver with maximum allowed output V<sub>CCHTX</sub>, 8b/10b data, internal AC coupling.
- 4. Device is powered down with all supplies grounded. Both HDOUTP and HDOUN outputs are pulled up to  $V_{CCHTX}$  by the far end receiver termination of 50  $\Omega$  single ended.

### 3.8. ESD Performance

Refer to the ECP5 and ECP5-5G Product Family Qualification Summary for complete qualification data, including ESD performance.

### 3.9. DC Electrical Characteristics

**Over Recommended Operating Conditions** 

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>IL</sub> , I <sub>IH</sub> <sup>1, 4</sup>	Input or I/O Low Leakage	$0 \leq V_{\text{IN}} \leq V_{\text{CCIO}}$	_	—	10	μA
I <sub>IH</sub> <sup>1, 3</sup>	Input or I/O High Leakage	$V_{CCIO} < V_{IN} \leq V_{IH(MAX)}$	—	—	100	μA
I	I/O Active Pull-up Current, sustaining logic HIGH state	$0.7 \: V_{CCIO} \! \leq \! V_{IN} \! \leq \! V_{CCIO}$	-30	_	_	μA
I <sub>PU</sub>	I/O Active Pull-up Current, pulling down from logic HIGH state	$0 \leq V_{\text{IN}} \leq 0.7 \; V_{\text{CCIO}}$		_	-150	μA
IPD	I/O Active Pull-down Current, sustaining logic LOW state	$0 \le V_{IN} \le V_{IL}$ (MAX)	30	—	—	μA
IDD	I/O Active Pull-down Current, pulling up from logic LOW state	$0 \leq V_{\text{IN}} \leq V_{\text{CCIO}}$	_	—	150	μA
C1	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, \\ V_{CC} = 1.2 \text{ V}, V_{IO} = 0 \text{ to } V_{IH(MAX)}$	_	5	8	pf
C2	Dedicated Input Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, \\ V_{CC} = 1.2 \text{ V}, V_{IO} = 0 \text{ to } V_{IH(MAX)}$	_	5	7	pf
V	Hysteresis for Single-Ended	V <sub>CCIO</sub> = 3.3 V	-	300	_	mV
V <sub>HYST</sub>	Inputs	V <sub>CCIO</sub> = 2.5 V	_	250	_	mV

#### **Table 3.7. DC Electrical Characteristics**

Notes:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T<sub>A</sub> 25 °C, f = 1.0 MHz.

- 3. Applicable to general purpose I/Os in top and bottom banks.
- 4. When used as  $V_{REF}$ , maximum leakage= 25  $\mu$ A.



#### Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)

Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)					-7 -6				
Parameter	Description	Device	Min	-8 Max	Min	Max	Min	-o Max	Unit
Generic DDR Outp	ut								
Generic DDRX1 Outputs With Clock and Data Centered at Pin (GDDRX1_TX.SCLK.Centered) Using PCLK Clock Input - Figure 3.6									
$t_{\text{DVB}\_\text{GDDRX1}\_\text{centered}}$	Data Output Valid before CLK Output	All Devices	-0.67	_	-0.67	-	-0.67	_	ns + 1/2 UI
$t_{\text{DVA}_{GDDRX1}_{centered}}$	Data Output Valid after CLK Output	All Devices	-0.67	_	-0.67	_	-0.67	_	ns + 1/2 UI
f <sub>DATA_GDDRX1_centered</sub>	GDDRX1 Data Rate	All Devices	_	500	—	500	_	500	Mb/s
f <sub>MAX_GDDRX1_centered</sub>	GDDRX1 CLK Frequency (SCLK)	All Devices	_	250	_	250	_	250	MHz
Generic DDRX1 Ou	tputs With Clock and Data Aligne	ed at Pin (GDDI	RX1_TX.9	CLK.Alig	ned) Usin	g PCLK C	lock Inpu	t - Figure	3.9
$t_{DIB\_GDDRX1\_aligned}$	Data Output Invalid before CLK Output	All Devices	-0.3	_	-0.3	_	-0.3	_	ns
$t_{\text{DIA}_{GDDRX1}_{aligned}}$	Data Output Invalid after CLK Output	All Devices	_	0.3	_	0.3	-	0.3	ns
$f_{DATA\_GDDRX1\_aligned}$	GDDRX1 Data Rate	All Devices	_	500	—	500	—	500	Mb/s
$f_{MAX\_GDDRX1\_aligned}$	GDDRX1 CLK Frequency (SCLK)	All Devices	_	250	—	250	—	250	MHz
Generic DDRX2 Ou	tputs With Clock and Data Cente	red at Pin (GD	DRX2_TX	.ECLK.Ce	ntered) l	Jsing PCL	K Clock Iı	nput, Left	and
Right sides Only -						1	1		1
$t_{\text{DVB}_{GDDRX2}_{centered}}$	Data Output Valid Before CLK Output	All Devices	- 0.442	—	-0.56	_	– 0.676	—	ns + 1/2 UI
$t_{\text{DVA}_{GDDRX2}_{centered}}$	Data Output Valid After CLK Output	All Devices	_	0.442	_	0.56	_	0.676	ns + 1/2 UI
$f_{\text{DATA}\_\text{GDDRX2}\_\text{centered}}$	GDDRX2 Data Rate	All Devices	—	800	—	700	—	624	Mb/s
$f_{MAX\_GDDRX2\_centered}$	GDDRX2 CLK Frequency (ECLK)	All Devices	—	400	—	350	—	312	MHz
Generic DDRX2 Ou sides Only - Figure	tputs With Clock and Data Aligne	ed at Pin (GDDI	RX2_TX.E	CLK.Alig	ned) Usin	ng PCLK C	lock Inpu	t, Left an	d Right
t <sub>DIB_GDDRX2_aligned</sub>	Data Output Invalid before CLK Output	All Devices	-0.16	_	-0.18	-	-0.2	_	ns
$t_{\text{DIA}\_\text{GDDRX2}\_\text{aligned}}$	Data Output Invalid after CLK Output	All Devices	_	0.16	_	0.18	_	0.2	ns
$f_{DATA\_GDDRX2\_aligned}$	GDDRX2 Data Rate	All Devices	_	800	—	700	_	624	Mb/s
$f_{MAX\_GDDRX2\_aligned}$	GDDRX2 CLK Frequency (ECLK)	All Devices	_	400	—	350	_	312	MHz
Video DDRX71 Out	puts With Clock and Data Aligne	d at Pin (GDDR	х71_тх.	ECLK) Usi	ing PLL Cl	ock Inpu	t, Left an	d Right si	des Only
- Figure 3.12						1	1		
t <sub>dib_lvds71_i</sub>	Data Output Invalid before CLK Output	All Devices	-0.16	-	-0.18	_	-0.2	_	ns + (i) * UI
t <sub>dia_lvds71_i</sub>	Data Output Invalid after CLK Output	All Devices	_	0.16	—	0.18	_	0.2	ns + (i) * UI
f <sub>data_lvds71</sub>	DDR71 Data Rate	All Devices	—	756	_	620	—	525	Mb/s
f <sub>MAX_LVDS71</sub>	DDR71 CLK Frequency (ECLK)	All Devices	_	378	_	310	—	262.5	MHz
Memory Interface									
DDR2/DDR3/DDR3	IL/LPDDR2/LPDDR3 READ (DQ In	put Data are A	ligned to	DQS)					
t <sub>DVBDQ_DDR2</sub> t <sub>DVBDQ_DDR3</sub> t <sub>DVBDQ_DDR3L</sub> t <sub>DVBDQ_LPDDR2</sub>	Data Output Valid before DQS Input	All Devices	_	-0.26	_	– 0.317	_	– 0.374	ns + 1/2 UI
tovbdo_lpddr3 tovado_ddr2 tovado_ddr3 tovado_ddr3 tovado_lddr3 tovado_lpddr2 tovado_lpddr2 tovado_lpddr3	Data Output Valid after DQS Input	All Devices	0.26		0.317	_	0.374		ns + 1/2 UI

#### Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)



### 3.22. SERDES High-Speed Data Receiver

#### Table 3.27. Serial Input Data Specifications

Symbol	Description	Min	Тур	Max	Unit
V <sub>RX-DIFF-S</sub>	Differential input sensitivity	150	-	1760	mV, p-p
V <sub>RX-IN</sub>	Input levels	0	-	V <sub>CCA</sub> +0.5 <sup>2</sup>	V
V <sub>RX-CM-DCCM</sub>	Input common mode range (internal DC coupled mode)	0.6	_	V <sub>CCA</sub>	V
V <sub>RX-CM-ACCM</sub>	Input common mode range (internal AC coupled mode) <sup>2</sup>	0.1	_	V <sub>CCA</sub> +0.2	V
T <sub>RX-RELOCK</sub>	SCDR re-lock time <sup>1</sup>	_	1000	-	Bits
Z <sub>RX-TERM</sub>	Input termination 50/75 $\Omega$ /High Z	-20%	50/75/5 K	+20%	Ω
RL <sub>RX-RL</sub>	Return loss (without package)	—	_	-10	dB

Notes:

1. This is the typical number of bit times to re-lock to a new phase or frequency within ±300 ppm, assuming 8b10b encoded data.

2. Up to 1.655 for ECP5, and 1.76 for ECP5-5G.

### 3.23. Input Data Jitter Tolerance

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have specifications to indicate tolerance levels for different jitter types as they relate to specific protocols. Sinusoidal jitter is considered to be a worst case jitter type.

Description	Frequency	Condition	Min	Тур	Max	Unit
Deterministic		400 mV differential eye	—	—	TBD	UI, p-p
Random	5 Gb/s	400 mV differential eye	—	_	TBD	UI <i>,</i> p-p
Total		400 mV differential eye	—	—	TBD	UI, p-p
Deterministic		400 mV differential eye	—	_	0.37	UI <i>,</i> p-p
Random	3.125 Gb/s	400 mV differential eye	—	_	0.18	UI <i>,</i> p-p
Total		400 mV differential eye	—	—	0.65	UI, p-p
Deterministic		400 mV differential eye	—	—	0.37	UI <i>,</i> p-p
Random	2.5 Gb/s	400 mV differential eye	—	—	0.18	UI, p-p
Total		400 mV differential eye	—	_	0.65	UI <i>,</i> p-p
Deterministic		400 mV differential eye	—	—	0.37	UI <i>,</i> p-p
Random	1.25 Gb/s	400 mV differential eye	—	_	0.18	UI <i>,</i> p-p
Total		400 mV differential eye	_	_	0.65	UI, p-p

#### Table 3.28. Receiver Total Jitter Tolerance Specification

Notes:

1. Jitter tolerance measurements are done with protocol compliance tests: 3.125 Gb/s - XAUI Standard, 2.5 Gb/s - PCIe Standard, 1.25 Gb/s - SGMII Standard.

2. For ECP5-5G family devices only.



#### Table 3.31. PCIe (5 Gb/s) (Continued)

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Receive <sup>1, 2</sup>		'		'	'	
UI	Unit Interval	—	199.94	200	200.06	ps
V <sub>RX-DIFF-PP</sub>	Differential Rx peak-peak voltage	-	0.34 <sup>3</sup>	—	1.2	V, p-p
T <sub>RX-RJ-RMS</sub>	Receiver random jitter tolerance (RMS)	1.5 MHz – 100 MHz Random noise	_	_	4.2	ps, RMS
T <sub>RX-DJ</sub>	Receiver deterministic jitter tolerance	—	—	—	88	ps
V <sub>RX-CM-AC</sub>	Common mode noise from Rx	-	_	_		mV, p-p
R <sub>LRX-DIFF</sub>	Receiver differential Return Loss,	50 MHz < freq < 1.25 GHz	10	_	-	dB
	package plus silicon	1.25 GHz < freq < 2.5 GHz	8	_	-	dB
R <sub>LRX-CM</sub>	Receiver common mode Return Loss, package plus silicon	-	6	_	-	dB
Z <sub>RX-DC</sub>	Receiver DC single ended impedance	_	40	_	60	Ω
Z <sub>RX-HIGH-IMP-DC</sub>	Receiver DC single ended impedance when powered down	-	200K	_	-	Ω
V <sub>RX-CM-AC-P</sub>	Rx AC peak common mode voltage	_	_	_		mV, peak
V <sub>RX-IDLE-DET-DIFF-PP</sub>	Electrical Idle Detect Threshold	-	65	_	340 <sup>3</sup>	mv,
L <sub>RX-SKEW</sub>	Receiver lane-lane skew	-	—	—	8	ns

Notes:


1. Values are measured at 5 Gb/s.

2. Measured with external AC-coupling on the receiver.

3. Not in compliance with PCI Express standard.


© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.





\*The CFG pins are normally static (hardwired).













Figure 3.23. JTAG Port Timing Waveforms

### 3.33. Switching Test Conditions

Figure 3.24 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 3.44.



\*CL Includes Test Fixture and Probe Capacitance

#### Figure 3.24. Output Test Load, LVTTL and LVCMOS Standards



#### Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition		R <sub>2</sub>	CL	Timing Ref.	VT
		œ	0 pF	LVCMOS 3.3 = 1.5 V	—
				LVCMOS 2.5 = $V_{CCIO}/2$	—
LVTTL and other LVCMOS settings (L $\ge$ H, H $\ge$ L)	$\infty$			LVCMOS 1.8 = $V_{CCIO}/2$	—
				LVCMOS 1.5 = $V_{CCIO}/2$	—
				LVCMOS 1.2 = $V_{CCIO}/2$	—
LVCMOS 2.5 I/O (Z ≥ H)		1 MΩ	0 pF	V <sub>ccio</sub> /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 MΩ	8	0 pF	V <sub>ccio</sub> /2	V <sub>CCIO</sub>
LVCMOS 2.5 I/O (H ≥ Z)	8	100	0 pF	V <sub>он</sub> – 0.10	—
LVCMOS 2.5 I/O (L ≥ Z)	100	8	0 pF	V <sub>OL</sub> + 0.10	V <sub>CCIO</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Signal Name	I/O	Description					
Configuration Pads (Used during sysCONFIG) (Continued)							
D1/MISO/IO1	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an input in Master mode, and output in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.					
D2/IO2	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.					
D3/IO3	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.					
D4/IO4	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin.					
D5/IO5	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin.					
D6/IO6	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.					
D7/I07	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin					
SERDES Function							
VCCAx	-	SERDES, transmit, receive, PLL and reference clock buffer power supply for SERDES Dual x. All VCCA supply pins must always be powered to the recommended operating voltage range. If no SERDES channels are used, connect VCCA to VCC. VCCAx = 1.1 V for ECP5, VCCAx = 1.2 V for ECP5-5G.					
VCCAUXAx	_	SERDES Aux Power Supply pin for SERDES Dual x. VCCAUXAx = 2.5 V.					
HDRX[P/N]_D[dual_num]CH[chan_num]	Ι	High-speed SERDES inputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES input pins.					
HDTX[P/N]_D[dual_num]CH[chan_num]	0	High-speed SERDES outputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES output pins.					
REFCLK[P/N]_D[dual_num]	Ι	SERDES Reference Clock inputs, P = Positive, N = Negative, dual_num = [0, 1]. These are dedicated SERDES input pins.					
VCCHRX_D[dual_num]CH[chan_num]	_	SERDES High-Speed Inputs Termination Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G.					
VCCHTX_D[dual_num]CH[chan_num]	_	SERDES High-Speed Outputs Buffer Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G.					

Notes:


1. When placing switching I/Os around these critical pins that are designed to supply the device with the proper reference or supply voltage, care must be given.

2. These pins are dedicated inputs or can be used as general purpose I/O.

3. m defines the associated channel in the quad.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.





### 5.2. Ordering Part Numbers

#### 5.2.1. Commercial

Part number	Grade	Package	Pins	Temp.	LUTs (K)	SERDES
LFE5U-12F-6BG256C	-6	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-7BG256C	-7	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-8BG256C	-8	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-6MG285C	-6	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-7MG285C	-7	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-8MG285C	-8	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-6BG381C	-6	Lead free caBGA	381	Commercial	12	No
LFE5U-12F-7BG381C	-7	Lead free caBGA	381	Commercial	12	No
LFE5U-12F-8BG381C	-8	Lead free caBGA	381	Commercial	12	No
LFE5U-25F-6BG256C	-6	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-7BG256C	-7	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-8BG256C	-8	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-6MG285C	-6	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-7MG285C	-7	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-8MG285C	-8	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-6BG381C	-6	Lead free caBGA	381	Commercial	24	No
LFE5U-25F-7BG381C	-7	Lead free caBGA	381	Commercial	24	No
LFE5U-25F-8BG381C	-8	Lead free caBGA	381	Commercial	24	No
LFE5U-45F-6BG256C	-6	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-7BG256C	-7	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-8BG256C	-8	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-6MG285C	-6	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-7MG285C	-7	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-8MG285C	-8	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-6BG381C	-6	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-7BG381C	-7	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-8BG381C	-8	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-6BG554C	-6	Lead free caBGA	554	Commercial	44	No
LFE5U-45F-7BG554C	-7	Lead free caBGA	554	Commercial	44	No

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Part number	Grade	Package	Pins	Temp.	LUTs (K)	SERDES
LFE5U-45F-8BG554C	-8	Lead free caBGA	554	Commercial	44	No
LFE5U-85F-6MG285C	-6	Lead free csfBGA	285	Commercial	84	No
LFE5U-85F-7MG285C	-7	Lead free csfBGA	285	Commercial	84	No
LFE5U-85F-8MG285C	-8	Lead free csfBGA	285	Commercial	84	No
LFE5U-85F-6BG381C	-6	Lead free caBGA	381	Commercial	84	No
LFE5U-85F-7BG381C	-7	Lead free caBGA	381	Commercial	84	No
LFE5U-85F-8BG381C	-8	Lead free caBGA	381	Commercial	84	No
LFE5U-85F-6BG554C	-6	Lead free caBGA	554	Commercial	84	No
LFE5U-85F-7BG554C	-7	Lead free caBGA	554	Commercial	84	No
LFE5U-85F-8BG554C	-8	Lead free caBGA	554	Commercial	84	No
LFE5U-85F-6BG756C	-6	Lead free caBGA	756	Commercial	84	No
LFE5U-85F-7BG756C	-7	Lead free caBGA	756	Commercial	84	No
LFE5U-85F-8BG756C	-8	Lead free caBGA	756	Commercial	84	No
LFE5UM-25F-6MG285C	-6	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM-25F-7MG285C	-7	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM-25F-8MG285C	-8	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM-25F-6BG381C	-6	Lead free caBGA	381	Commercial	24	Yes
LFE5UM-25F-7BG381C	-7	Lead free caBGA	381	Commercial	24	Yes
LFE5UM-25F-8BG381C	-8	Lead free caBGA	381	Commercial	24	Yes
LFE5UM-45F-6MG285C	-6	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM-45F-7MG285C	-7	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM-45F-8MG285C	-8	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM-45F-6BG381C	-6	Lead free caBGA	381	Commercial	44	Yes
LFE5UM-45F-7BG381C	-7	Lead free caBGA	381	Commercial	44	Yes
LFE5UM-45F-8BG381C	-8	Lead free caBGA	381	Commercial	44	Yes
LFE5UM-45F-6BG554C	-6	Lead free caBGA	554	Commercial	44	Yes
LFE5UM-45F-7BG554C	-7	Lead free caBGA	554	Commercial	44	Yes
LFE5UM-45F-8BG554C	-8	Lead free caBGA	554	Commercial	44	Yes
LFE5UM-85F-6MG285C	-6	Lead free csfBGA	285	Commercial	84	Yes
LFE5UM-85F-7MG285C	-7	Lead free csfBGA	285	Commercial	84	Yes
LFE5UM-85F-8MG285C	-8	Lead free csfBGA	285	Commercial	84	Yes
LFE5UM-85F-6BG381C	-6	Lead free caBGA	381	Commercial	84	Yes
LFE5UM-85F-7BG381C	-7	Lead free caBGA	381	Commercial	84	Yes
LFE5UM-85F-8BG381C	-8	Lead free caBGA	381	Commercial	84	Yes
LFE5UM-85F-6BG554C	-6	Lead free caBGA	554	Commercial	84	Yes
LFE5UM-85F-7BG554C	-7	Lead free caBGA	554	Commercial	84	Yes
LFE5UM-85F-8BG554C	-8	Lead free caBGA	554	Commercial	84	Yes
LFE5UM-85F-6BG756C	-6	Lead free caBGA	756	Commercial	84	Yes
LFE5UM-85F-7BG756C	-7	Lead free caBGA	756	Commercial	84	Yes
LFE5UM-85F-8BG756C	-8	Lead free caBGA	756	Commercial	84	Yes
LFE5UM5G-25F-8MG285C	-8	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM5G-25F-8BG381C	-8	Lead free caBGA	381	Commercial	24	Yes
LFE5UM5G-45F-8MG285C	-8	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM5G-45F-8BG381C	-8	Lead free caBGA	381	Commercial	44	Yes
LFE5UM5G-45F-8BG554C	-8	Lead free caBGA	554	Commercial	44	Yes
LFE5UM5G-85F-8MG285C	-8	Lead free csfBGA	285	Commercial	84	Yes



## **Supplemental Information**

### **For Further Information**

A variety of technical notes for the ECP5/ECP5-5G family are available.

- High-Speed PCB Design Considerations (TN1033)
- Transmission of High-Speed Serial Signals Over Common Cable Media (TN1066)
- PCB Layout Recommendations for BGA Packages (TN1074)
- Minimizing System Interruption During Configuration Using TransFR Technology (TN1087)
- Electrical Recommendations for Lattice SERDES (FPGA-TN-02077)
- LatticeECP3, ECP-5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide (TN1184)
- Using TraceID (TN1207)
- Sub-LVDS Signaling Using Lattice Devices (TN1210)
- Advanced Security Encryption Key Programming Guide for ECP5, ECP5-5G, LatticeECP3, and LatticeECP2/MS Devices (TN1215)
- LatticeECP3, LatticeECP2/M, ECP5 and ECP5-5G Dual Boot and Multiple Boot Feature (TN1216)
- ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260)
- ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261)
- ECP5 and ECP5-5G sysIO Usage Guide (TN1262)
- ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263)
- ECP5 and ECP5-5G Memory Usage Guide (TN1264)
- ECP5 and ECP5-5G High-Speed I/O Interface (TN1265)
- Power Consumption and Management for ECP5 and ECP5-5G Devices (TN1266)
- ECP5 and ECP5-5G sysDSP Usage Guide (TN1267)
- ECP5 and ECP5-5G Hardware Checklist (FPGA-TN-02038)
- Solder Reflow Guide for Surface Mount Devices (FPGA-TN-02041)
- ECP5 and ECP5-5G PCI Express Soft IP Ease of Use Guidelines (FPGA-TN-02045)
- Programming External SPI Flash through JTAG for ECP5/ECP5-5G (FPGA-TN-02050)
- Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10 (AN6095)

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL): www.jedec.org
- PCI: www.pcisig.com

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.