

Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

Product Status	Active
Number of LABs/CLBs	11000
Number of Logic Elements/Cells	44000
Total RAM Bits	1990656
Number of I/O	203
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	381-FBGA
Supplier Device Package	381-CABGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-45f-6bg381i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-45f-6bg381i</a>

## Figures

Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level) .....	13
Figure 2.2. PFU Diagram .....	14
Figure 2.3. Slice Diagram .....	15
Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8 .....	16
Figure 2.5. General Purpose PLL Diagram.....	18
Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking.....	20
Figure 2.7. DCS Waveforms .....	21
Figure 2.8. Edge Clock Sources per Bank .....	22
Figure 2.9. ECP5/ECP5-5G Clock Divider Sources .....	22
Figure 2.10. DDRDLL Functional Diagram .....	23
Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85) .....	24
Figure 2.12. Memory Core Reset .....	26
Figure 2.13. Comparison of General DSP and ECP5/ECP5-5G Approaches .....	27
Figure 2.14. Simplified sysDSP Slice Block Diagram .....	28
Figure 2.15. Detailed sysDSP Slice Diagram .....	29
Figure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides .....	31
Figure 2.17. Input Register Block for PIO on Top Side of the Device .....	32
Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device.....	32
Figure 2.19. Output Register Block on Top Side .....	33
Figure 2.20. Output Register Block on Left and Right Sides .....	34
Figure 2.21. Tristate Register Block on Top Side.....	34
Figure 2.22. Tristate Register Block on Left and Right Sides.....	35
Figure 2.23. DQS Grouping on the Left and Right Edges .....	36
Figure 2.24. DQS Control and Delay Block (DQSBUF) .....	37
Figure 2.25. ECP5/ECP5-5G Device Family Banks .....	38
Figure 2.26. On-Chip Termination .....	40
Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85) .....	42
Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block .....	43
Figure 3.1. LVDS25E Output Termination Example .....	56
Figure 3.2. BLVDS25 Multi-point Output Example.....	57
Figure 3.3. Differential LVPECL33 .....	58
Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling) .....	59
Figure 3.5. SLVS Interface .....	60
Figure 3.6. Receiver RX.CLK.Centered Waveforms .....	68
Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms.....	68
Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms.....	68
Figure 3.9. Transmit TX.CLK.Aligned Waveforms.....	69
Figure 3.10. DDRX71 Video Timing Waveforms.....	69
Figure 3.11. Receiver DDRX71_RX Waveforms.....	70
Figure 3.12. Transmitter DDRX71_TX Waveforms.....	70
Figure 3.13. Transmitter and Receiver Latency Block Diagram .....	73
Figure 3.14. SERDES External Reference Clock Waveforms.....	75
Figure 3.15. sysCONFIG Parallel Port Read Cycle.....	84
Figure 3.16. sysCONFIG Parallel Port Write Cycle.....	85
Figure 3.17. sysCONFIG Slave Serial Port Timing .....	85
Figure 3.18. Power-On-Reset (POR) Timing .....	86
Figure 3.19. sysCONFIG Port Timing .....	86
Figure 3.20. Configuration from PROGRAMN Timing .....	87
Figure 3.21. Wake-Up Timing .....	87
Figure 3.22. Master SPI Configuration Waveforms .....	88
Figure 3.23. JTAG Port Timing Waveforms .....	89
Figure 3.24. Output Test Load, LVTTTL and LVCMOS Standards .....	89

---

Table 3.36. Receive and Jitter Tolerance .....	81
Table 3.37. Transmit .....	81
Table 3.38. Receive and Jitter Tolerance .....	81
Table 3.39. Transmit .....	82
Table 3.40. Receive .....	82
Table 3.41. Reference Clock .....	82
Table 3.42. ECP5/ECP5-5G sysCONFIG Port Timing Specifications .....	83
Table 3.43. JTAG Port Timing Specifications .....	88
Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces .....	90

# 1. General Description

The ECP5/ECP5-5G family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology making the devices suitable for high-volume, high-speed, and low-cost applications.

The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user I/Os. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards.

The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ECP5-5G devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS.

The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements increase the performance of the SERDES to up to 5 Gb/s data rate.

The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for users to port designs from ECP5UM to ECP5-5G devices to get higher performance.

The Lattice Diamond™ design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

## 1.1. Features

- Higher Logic Density for Increased System Integration
  - 12K to 84K LUTs
  - 197 to 365 user programmable I/Os
- Embedded SERDES
  - 270 Mb/s, up to 3.2 Gb/s, SERDES interface (ECP5)
  - 270 Mb/s, up to 5.0 Gb/s, SERDES interface (ECP5-5G)
  - Supports eDP in RDR (1.62 Gb/s) and HDR (2.7 Gb/s)
  - Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI
- sysDSP™
  - Fully cascadable slice architecture
  - 12 to 160 slices for high performance multiply and accumulate
  - Powerful 54-bit ALU operations
  - Time Division Multiplexing MAC Sharing
  - Rounding and truncation
  - Each slice supports
    - Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers
    - Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations
- Flexible Memory Resources
  - Up to 3.744 Mb sysMEM™ Embedded Block RAM (EBR)
  - 194K to 669K bits distributed RAM
- sysCLOCK Analog PLLs and DLLs

## 2.3. Routing

There are many resources provided in the ECP5/ECP5-5G devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments. The ECP5/ECP5-5G family has an enhanced routing architecture that produces a compact design. The Diamond design software tool suites take the output of the synthesis tool and places and routes the design.

## 2.4. Clocking Structure

ECP5/ECP5-5G clocking structure consists of clock synthesis blocks (sysCLOCK PLL); balanced clock tree networks (PCLK and ECLK trees); and efficient clock logic modules (CLOCK DIVIDER and Dynamic Clock Select (DCS), Dynamic Clock Control (DCC) and DLL). All of these functions are described below.

### 2.4.1. sysCLOCK PLL

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The devices in the ECP5/ECP5-5G family support two to four full-featured General Purpose PLLs. The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The architecture of the PLL is shown in Figure 2.5. A description of the PLL functionality follows.

CLKI is the reference frequency input to the PLL and its source can come from two different external CLK inputs or from internal routing. A non-glitchless 2-to-1 input multiplexor is provided to dynamically select between two different external reference clock sources. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the PLL which can come from internal feedback path, routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLL has four clock outputs CLKOP, CLKOS, CLKOS2 and CLKOS3. Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the primary clock network. Only CLKOP and CLKOS outputs can go to the edge clock network.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the PHASESEL, PHASEDIR, PHASESTEP, and PHASELOADREG ports.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected.




Figure 2.5. General Purpose PLL Diagram

**Table 2.6. sysMEM Block Configurations**

Memory Mode	Configurations
Single Port	16,384 x 1
	8,192 x 2
	4,096 x 4
	2,048 x 9
	1,024 x 18
	512 x 36
True Dual Port	16,384 x 1
	8,192 x 2
	4,096 x 4
	2,048 x 9
	1,024 x 18
	512 x 36
Pseudo Dual Port	16,384 x 1
	8,192 x 2
	4,096 x 4
	2,048 x 9
	1,024 x 18
	512 x 36

### 2.8.2. Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### 2.8.3. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

### 2.8.4. Memory Cascading


Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

### 2.8.5. Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

EBR memory supports the following forms of write behavior for single port or dual port operation:

- **Normal** – Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- **Write Through** – A copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.
- **Read-Before-Write** – When new data is written, the old content of the address appears at the output. This mode is supported for x9, x18, and x36 data widths.



\*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

**Figure 2.20. Output Register Block on Left and Right Sides**


**Table 2.9. Output Block Port Description**

Name	Type	Description
Q	Output	High Speed Data Output
D	Input	Data from core to output SDR register
D[1:0]/D[3:0]/ D[6:0]	Input	Low Speed Data from device core to output DDR register
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output

## 2.12. Tristate Register Block

The tristate register block registers tristate control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output. In DDR operation used mainly for DDR memory interface can be implemented on the left and right sides of the device. Here two inputs feed the tristate registers clocked by both ECLK and SCLK.

Figure 2.21 and Figure 2.22 show the Tristate Register Block functions on the device. For detailed description of the tristate register block modes and usage, refer to [ECP5 and ECP5-5G High-Speed I/O Interface \(TN1265\)](#).



**Figure 2.21. Tristate Register Block on Top Side**




Figure 2.22. Tristate Register Block on Left and Right Sides

Table 2.10. Tristate Block Port Description

Name	Type	Description
TD	Input	Tristate Input to Tristate SDR Register
RST	Input	Reset to the Tristate Block
TD[1:0]	Input	Tristate input to TSHX2 function
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output
TQ	Output	Output of the Tristate block

## 2.13. DDR Memory Support

### 2.13.1. DQS Grouping for DDR Memory

Certain PICs have additional circuitry to allow the implementation of high-speed source synchronous and DDR2, DDR3, LPDDR2 or LPDDR3 memory interfaces. The support varies by the edge of the device as detailed below.

The left and right sides of the PIC have fully functional elements supporting DDR2, DDR3, LPDDR2 or LPDDR3 memory interfaces. Every 16 PIOs on the left and right sides are grouped into one DQS group, as shown in Figure 2.23 on page 36. Within each DQS group, there are two pre-placed pins for DQS and DQS# signals. The rest of the pins in the DQS group can be used as DQ signals and DM signal. The number of pins in each DQS group bonded out is package dependent. DQS groups with less than 11 pins bonded out can only be used for LPDDR2/3 Command/ Address busses. In DQS groups with more than 11 pins bonded out, up to two pre-defined pins are assigned to be used as "virtual" VCCIO, by driving these pins to HIGH, with the user connecting these pins to VCCIO power supply. These connections create "soft" connections to VCCIO thru these output pins, and make better connections on VCCIO to help to reduce SSO noise. For details, refer to [ECP5 and ECP5-5G High-Speed I/O Interface \(TN1265\)](#).

### 3.7. Hot Socketing Requirements

**Table 3.6. Hot Socketing Requirements**

Description	Min	Typ	Max	Unit
Input current per SERDES I/O pin when device is powered down and inputs driven.	—	—	8	mA
Input current per HDIN pin when device power supply is off, inputs driven <sup>1, 2</sup>	—	—	15	mA
Current per HDIN pin when device power ramps up, input driven <sup>3</sup>	—	—	50	mA
Current per HDOUT pin when device power supply is off, outputs pulled up <sup>4</sup>	—	—	30	mA

**Notes:**

1. Device is powered down with all supplies grounded, both HDINP and HDINN inputs driven by a CML driver with maximum allowed output  $V_{CCHTX}$ , 8b/10b data, no external AC coupling.
2. Each P and N input must have less than the specified maximum input current during hot plug. For a device with 2 DCU, the total input current would be 15 mA \* 4 channels \* 2 input pins per channel = 120 mA.
3. Device power supplies are ramping up ( $V_{CCA}$  and  $V_{CCAUX}$ ), both HDINP and HDINN inputs are driven by a CML driver with maximum allowed output  $V_{CCHTX}$ , 8b/10b data, internal AC coupling.
4. Device is powered down with all supplies grounded. Both HDOUTP and HDOUN outputs are pulled up to  $V_{CCHTX}$  by the far end receiver termination of 50  $\Omega$  single ended.

### 3.8. ESD Performance

Refer to the [ECP5 and ECP5-5G Product Family Qualification Summary](#) for complete qualification data, including ESD performance.

### 3.9. DC Electrical Characteristics

Over Recommended Operating Conditions

**Table 3.7. DC Electrical Characteristics**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{IL}, I_{IH}^{1,4}$	Input or I/O Low Leakage	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	10	$\mu A$
$I_{IH}^{1,3}$	Input or I/O High Leakage	$V_{CCIO} < V_{IN} \leq V_{IH(MAX)}$	—	—	100	$\mu A$
$I_{PU}$	I/O Active Pull-up Current, sustaining logic HIGH state	$0.7 V_{CCIO} \leq V_{IN} \leq V_{CCIO}$	-30	—	—	$\mu A$
	I/O Active Pull-up Current, pulling down from logic HIGH state	$0 \leq V_{IN} \leq 0.7 V_{CCIO}$	—	—	-150	$\mu A$
$I_{PD}$	I/O Active Pull-down Current, sustaining logic LOW state	$0 \leq V_{IN} \leq V_{IL(MAX)}$	30	—	—	$\mu A$
	I/O Active Pull-down Current, pulling up from logic LOW state	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	150	$\mu A$
C1	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = 1.2 V, V_{IO} = 0 \text{ to } V_{IH(MAX)}$	—	5	8	pf
C2	Dedicated Input Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = 1.2 V, V_{IO} = 0 \text{ to } V_{IH(MAX)}$	—	5	7	pf
$V_{HYST}$	Hysteresis for Single-Ended Inputs	$V_{CCIO} = 3.3 V$	—	300	—	mV
		$V_{CCIO} = 2.5 V$	—	250	—	mV

**Notes:**

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
2.  $T_A$  25 °C,  $f = 1.0$  MHz.
3. Applicable to general purpose I/Os in top and bottom banks.
4. When used as  $V_{REF}$ , maximum leakage = 25  $\mu A$ .

**Table 3.10. ECP5-5G**

Symbol	Description	Typ	Max	Unit
<b>Standby (Power Down)</b>				
I <sub>CCA-SB</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	4	9.5	mA
I <sub>CCHRX-SB</sub> <sup>4</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	—	0.1	mA
I <sub>CCHTX-SB</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	—	0.9	mA
<b>Operating (Data Rate = 5 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	58	67	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 3.2 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	48	57	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 2.5 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	44	53	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 1.25 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	36	46	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 270 Mb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	30	40	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	8	10	mA


**Notes:**

1. Rx Equalization enabled, Tx De-emphasis (pre-cursor and post-cursor) disabled
2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current will be higher.
3. To calculate with Tx De-emphasis enabled, use the Diamond Power Calculator tool.
4. For I<sub>CCHRX-SB</sub>, during Standby, input termination on Rx are disabled.
5. For I<sub>CCHRX-OP</sub>, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is based on current pulled down by external driver when the input is driven to LOW.


**Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)**

Parameter	Description	Device	-8		-7		-6		Unit
			Min	Max	Min	Max	Min	Max	
<b>Generic DDR Output</b>									
<b>Generic DDRX1 Outputs With Clock and Data Centered at Pin (GDDR1_TX.SCLK.Centered) Using PCLK Clock Input - Figure 3.6</b>									
t <sub>DVB_GDDR1_centered</sub>	Data Output Valid before CLK Output	All Devices	-0.67	—	-0.67	—	-0.67	—	ns + 1/2 UI
t <sub>DVA_GDDR1_centered</sub>	Data Output Valid after CLK Output	All Devices	-0.67	—	-0.67	—	-0.67	—	ns + 1/2 UI
f <sub>DATA_GDDR1_centered</sub>	GDDR1 Data Rate	All Devices	—	500	—	500	—	500	Mb/s
f <sub>MAX_GDDR1_centered</sub>	GDDR1 CLK Frequency (SCLK)	All Devices	—	250	—	250	—	250	MHz
<b>Generic DDRX1 Outputs With Clock and Data Aligned at Pin (GDDR1_TX.SCLK.Aligned) Using PCLK Clock Input - Figure 3.9</b>									
t <sub>DIB_GDDR1_aligned</sub>	Data Output Invalid before CLK Output	All Devices	-0.3	—	-0.3	—	-0.3	—	ns
t <sub>DIA_GDDR1_aligned</sub>	Data Output Invalid after CLK Output	All Devices	—	0.3	—	0.3	—	0.3	ns
f <sub>DATA_GDDR1_aligned</sub>	GDDR1 Data Rate	All Devices	—	500	—	500	—	500	Mb/s
f <sub>MAX_GDDR1_aligned</sub>	GDDR1 CLK Frequency (SCLK)	All Devices	—	250	—	250	—	250	MHz
<b>Generic DDRX2 Outputs With Clock and Data Centered at Pin (GDDR2_TX.ECLK.Centered) Using PCLK Clock Input, Left and Right sides Only - Figure 3.8</b>									
t <sub>DVB_GDDR2_centered</sub>	Data Output Valid Before CLK Output	All Devices	-0.442	—	-0.56	—	-0.676	—	ns + 1/2 UI
t <sub>DVA_GDDR2_centered</sub>	Data Output Valid After CLK Output	All Devices	—	0.442	—	0.56	—	0.676	ns + 1/2 UI
f <sub>DATA_GDDR2_centered</sub>	GDDR2 Data Rate	All Devices	—	800	—	700	—	624	Mb/s
f <sub>MAX_GDDR2_centered</sub>	GDDR2 CLK Frequency (ECLK)	All Devices	—	400	—	350	—	312	MHz
<b>Generic DDRX2 Outputs With Clock and Data Aligned at Pin (GDDR2_TX.ECLK.Aligned) Using PCLK Clock Input, Left and Right sides Only - Figure 3.9</b>									
t <sub>DIB_GDDR2_aligned</sub>	Data Output Invalid before CLK Output	All Devices	-0.16	—	-0.18	—	-0.2	—	ns
t <sub>DIA_GDDR2_aligned</sub>	Data Output Invalid after CLK Output	All Devices	—	0.16	—	0.18	—	0.2	ns
f <sub>DATA_GDDR2_aligned</sub>	GDDR2 Data Rate	All Devices	—	800	—	700	—	624	Mb/s
f <sub>MAX_GDDR2_aligned</sub>	GDDR2 CLK Frequency (ECLK)	All Devices	—	400	—	350	—	312	MHz
<b>Video DDRX71 Outputs With Clock and Data Aligned at Pin (GDDR71_TX.ECLK) Using PLL Clock Input, Left and Right sides Only - Figure 3.12</b>									
t <sub>DIB_LVDS71_i</sub>	Data Output Invalid before CLK Output	All Devices	-0.16	—	-0.18	—	-0.2	—	ns + (i) * UI
t <sub>DIA_LVDS71_i</sub>	Data Output Invalid after CLK Output	All Devices	—	0.16	—	0.18	—	0.2	ns + (i) * UI
f <sub>DATA_LVDS71</sub>	DDR71 Data Rate	All Devices	—	756	—	620	—	525	Mb/s
f <sub>MAX_LVDS71</sub>	DDR71 CLK Frequency (ECLK)	All Devices	—	378	—	310	—	262.5	MHz
<b>Memory Interface</b>									
<b>DDR2/DDR3/DDR3L/LPDDR2/LPDDR3 READ (DQ Input Data are Aligned to DQS)</b>									
t <sub>DVBQ_DDR2</sub> t <sub>DVBQ_DDR3</sub> t <sub>DVBQ_DDR3L</sub> t <sub>DVBQ_LPDDR2</sub> t <sub>DVBQ_LPDDR3</sub>	Data Output Valid before DQS Input	All Devices	—	-0.26	—	-0.317	—	-0.374	ns + 1/2 UI
t <sub>DVADQ_DDR2</sub> t <sub>DVADQ_DDR3</sub> t <sub>DVADQ_DDR3L</sub> t <sub>DVADQ_LPDDR2</sub> t <sub>DVADQ_LPDDR3</sub>	Data Output Valid after DQS Input	All Devices	0.26	—	0.317	—	0.374	—	ns + 1/2 UI


**Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)**



**Figure 3.6. Receiver RX.CLK.Centered Waveforms**



**Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms**



**Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms**

## 3.25. PCI Express Electrical and Timing Characteristics

### 3.25.1. PCIe (2.5 Gb/s) AC and DC Characteristics

Over recommended operating conditions.

**Table 3.30. PCIe (2.5 Gb/s)**

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
<b>Transmit<sup>1</sup></b>						
UI	Unit interval	—	399.88	400	400.12	ps
V <sub>TX-DIFF_P-P</sub>	Differential peak-to-peak output	—	0.8	1.0	1.2	V
V <sub>TX-DE-RATIO</sub>	De-emphasis differential output voltage ratio	—	-3	-3.5	-4	dB
V <sub>TX-CM-AC_P</sub>	RMS AC peak common-mode output voltage	—	—	—	20	mV
V <sub>TX-RCV-DETECT</sub>	Amount of voltage change allowed during receiver detection	—	—	—	600	mV
V <sub>TX-CM-DC</sub>	Tx DC common mode voltage	—	0	—	V <sub>CCHTX</sub>	V
I <sub>TX-SHORT</sub>	Output short circuit current	V <sub>TX-D+</sub> =0.0 V V <sub>TX-D-</sub> =0.0 V	—	—	90	mA
Z <sub>TX-DIFF-DC</sub>	Differential output impedance	—	80	100	120	Ω
RL <sub>TX-DIFF</sub>	Differential return loss	—	10	—	—	dB
RL <sub>TX-CM</sub>	Common mode return loss	—	6.0	—	—	dB
T <sub>TX-RISE</sub>	Tx output rise time	20% to 80%	0.125	—	—	UI
T <sub>TX-FALL</sub>	Tx output fall time	20% to 80%	0.125	—	—	UI
L <sub>TX-SKEW</sub>	Lane-to-lane static output skew for all lanes in port/link	—	—	—	1.3	ns
T <sub>TX-EYE</sub>	Transmitter eye width	—	0.75	—	—	UI
T <sub>TX-EYE-MEDIAN-TO-MAX-JITTER</sub>	Maximum time between jitter median and maximum deviation from median	—	—	—	0.125	UI
<b>Receive<sup>1,2</sup></b>						
UI	Unit Interval	—	399.88	400	400.12	ps
V <sub>RX-DIFF_P-P</sub>	Differential peak-to-peak input voltage	—	0.34 <sup>3</sup>	—	1.2	V
V <sub>RX-IDLE-DET-DIFF_P-P</sub>	Idle detect threshold voltage	—	65	—	340 <sup>3</sup>	mV
V <sub>RX-CM-AC_P</sub>	RMS AC peak common-mode input voltage	—	—	—	150	mV
Z <sub>RX-DIFF-DC</sub>	DC differential input impedance	—	80	100	120	Ω
Z <sub>RX-DC</sub>	DC input impedance	—	40	50	60	Ω
Z <sub>RX-HIGH-IMP-DC</sub>	Power-down DC input impedance	—	200K	—	—	Ω
RL <sub>RX-DIFF</sub>	Differential return loss	—	10	—	—	dB
RL <sub>RX-CM</sub>	Common mode return loss	—	6.0	—	—	dB

**Notes:**

1. Values are measured at 2.5 Gb/s.
2. Measured with external AC-coupling on the receiver.
3. Not in compliance with PCI Express 1.1 standard.

### 3.25.2. PCIe (5 Gb/s) – Preliminary AC and DC Characteristics

Over recommended operating conditions.

**Table 3.31. PCIe (5 Gb/s)**

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
<b>Transmit<sup>1</sup></b>						
UI	Unit Interval	—	199.94	200	200.06	ps
B <sub>WTX-PKG-PLL2</sub>	Tx PLL bandwidth corresponding to PKGTx-PLL2	—	5	—	16	MHz
P <sub>KGTX-PLL2</sub>	Tx PLL Peaking	—	—	—	1	dB
V <sub>TX-DIFF-PP</sub>	Differential p-p Tx voltage swing	—	0.8	—	1.2	V, p-p
V <sub>TX-DIFF-PP-LOW</sub>	Low power differential p-p Tx voltage swing	—	0.4	—	1.2	V, p-p
V <sub>TX-DE-RATIO-3.5dB</sub>	Tx de-emphasis level ratio at 3.5dB	—	3	—	4	dB
V <sub>TX-DE-RATIO-6dB</sub>	Tx de-emphasis level ratio at 6dB	—	5.5	—	6.5	dB
T <sub>MIN-PULSE</sub>	Instantaneous lone pulse width	—	—	—	—	UI
T <sub>TX-RISE-FALL</sub>	Transmitter rise and fall time	—	—	—	—	UI
T <sub>TX-EYE</sub>	Transmitter Eye, including all jitter sources	—	0.75	—	—	UI
T <sub>TX-DJ</sub>	Tx deterministic jitter > 1.5 MHz	—	—	—	0.15	UI
T <sub>TX-RJ</sub>	Tx RMS jitter < 1.5 MHz	—	—	—	3	ps, RMS
T <sub>RF-MISMATCH</sub>	Tx rise/fall time mismatch	—	—	—	—	UI
R <sub>LTX-DIFF</sub>	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
R <sub>LTX-CM</sub>	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	6	—	—	dB
Z <sub>TX-DIFF-DC</sub>	DC differential Impedance	—	—	—	120	Ω
V <sub>TX-CM-AC-PP</sub>	Tx AC peak common mode voltage, peak-peak	—	—	—	—	mV, p-p
I <sub>TX-SHORT</sub>	Transmitter short-circuit current	—	—	—	90	mA
V <sub>TX-DC-CM</sub>	Transmitter DC common-mode voltage	—	0	—	1.2	V
V <sub>TX-IDLE-DIFF-DC</sub>	Electrical Idle Output DC voltage	—	0	—	5	mV
V <sub>TX-IDLE-DIFF-AC-p</sub>	Electrical Idle Differential Output peak voltage	—	—	—	—	mV
V <sub>TX-RCV-DETECT</sub>	Voltage change allowed during Receiver Detect	—	—	—	600	mV
T <sub>TX-IDLE-MIN</sub>	Min. time in Electrical Idle	—	20	—	—	ns
T <sub>TX-IDLE-SET-TO-IDLE</sub>	Max. time from EI Order Set to valid Electrical Idle	—	—	—	8	ns
T <sub>TX-IDLE-TO-DIFF-DATA</sub>	Max. time from Electrical Idle to valid differential output	—	—	—	8	ns
L <sub>TX-SKEW</sub>	Lane-to-lane output skew	—	—	—	—	ps

**Table 3.36. Receive and Jitter Tolerance**

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 2.5 GHz	10	—	—	dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 2.5 GHz	6	—	—	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance	—	80	100	120	Ω
J <sub>RX_DJ</sub> <sup>2, 3, 4</sup>	Deterministic jitter tolerance (peak-to-peak)	—	—	—	0.37	UI
J <sub>RX_RJ</sub> <sup>2, 3, 4</sup>	Random jitter tolerance (peak-to-peak)	—	—	—	0.18	UI
J <sub>RX_SJ</sub> <sup>2, 3, 4</sup>	Sinusoidal jitter tolerance (peak-to-peak)	—	—	—	0.10	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3, 4</sup>	Total jitter tolerance (peak-to-peak)	—	—	—	0.65	UI
T <sub>RX_EYE</sub>	Receiver eye opening	—	0.35	—	—	UI

**Notes:**

- Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.
- Jitter values are measured with each high-speed input AC coupled into a 50 Ω impedance.
- Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
- Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.

## 3.29. Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics

### 3.29.1. AC and DC Characteristics

**Table 3.37. Transmit**

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
T <sub>RF</sub>	Differential rise/fall time	20% to 80%	—	80	—	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance	—	80	100	120	Ω
J <sub>TX_DDJ</sub> <sup>2, 3</sup>	Output data deterministic jitter	—	—	—	0.10	UI
J <sub>TX_TJ</sub> <sup>1, 2, 3</sup>	Total output data jitter	—	—	—	0.24	UI

**Notes:**


- Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
- Jitter values are measured with each CML output AC coupled into a 50 Ω impedance (100 Ω differential impedance).
- Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

**Table 3.38. Receive and Jitter Tolerance**

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 1.25 GHz	10	—	—	dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 1.25 GHz	6	—	—	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance	—	80	100	120	Ω
J <sub>RX_DJ</sub> <sup>1, 2, 3, 4</sup>	Deterministic jitter tolerance (peak-to-peak)	—	—	—	0.34	UI
J <sub>RX_RJ</sub> <sup>1, 2, 3, 4</sup>	Random jitter tolerance (peak-to-peak)	—	—	—	0.26	UI
J <sub>RX_SJ</sub> <sup>1, 2, 3, 4</sup>	Sinusoidal jitter tolerance (peak-to-peak)	—	—	—	0.11	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3, 4</sup>	Total jitter tolerance (peak-to-peak)	—	—	—	0.71	UI
T <sub>RX_EYE</sub>	Receiver eye opening	—	0.29	—	—	UI


**Notes:**

- Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.
- Jitter values are measured with each high-speed input AC coupled into a 50 Ω impedance.
- Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.
- Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization is enabled.



\*The CFG pins are normally static (hardwired).

**Figure 3.20. Configuration from PROGRAMN Timing**



**Figure 3.21. Wake-Up Timing**

## 4. Pinout Information

### 4.1. Signal Descriptions

Signal Name	I/O	Description
<b>General Purpose</b>		
P[L/R] [Group Number]_[A/B/C/D]	I/O	<p>[L/R] indicates the L (Left), or R (Right) edge of the device. [Group Number] indicates the PIO [A/B/C/D] group.</p> <p>[A/B/C/D] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration.</p> <p>PIO A and B are grouped as a pair, and PIO C and D are group as a pair. Each pair supports true LVDS differential input buffer. Only PIO A and B pair supports true LVDS differential output buffer.</p> <p>Each A/B and C/D pair supports programmable on/off differential input termination of 100 Ω.</p>
P[T/B][Group Number]_[A/B]	I/O	<p>[T/B] indicates the T (top) or B (bottom) edge of the device. [Group Number] indicates the PIO [A/B] group.</p> <p>[A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with sysConfig pins. These pins, when not used as configuration pins, can be programmed as I/Os for user logic. During configuration, the pins not used in configuration are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration.</p> <p>PIOs on top and bottom do not support differential input signaling or true LVDS output signaling, but it can support emulated differential output buffer.</p> <p>PIO A/B forms a pair of emulated differential output buffer.</p>
GSRN	I	Global RESET signal (active low). Any I/O pin can be GSRN.
NC	—	No connect.
RESERVED	—	This pin is reserved and should not be connected to anything on the board.
GND	—	Ground. Dedicated pins.
V <sub>CC</sub>	—	Power supply pins for core logic. Dedicated pins. V <sub>CC</sub> = 1.1 V (ECP5), 1.2 V (ECP5UM5G)
V <sub>CCAUX</sub>	—	Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers. V <sub>CCAUX</sub> = 2.5 V.
V <sub>CCIOx</sub>	—	Dedicated power supply pins for I/O bank x. V <sub>CCIO8</sub> is used for configuration and JTAG.
VREF1_x	—	Reference supply pins for I/O bank x. Pre-determined shared pin in each bank are assigned as VREF1 input. When not used, they may be used as I/O pins.
<b>PLL, DLL and Clock Functions</b>		
[LOC]_[GPLL][T, C]_IN	I	General Purpose PLL (GPLL) input pads: [LOC] = ULC, LLC, URC and LRC, T = true and C = complement. These pins are shared I/O pins. When not configured as GPLL input pads, they can be used as general purpose I/O pins.
GR_PCLK[Bank][num]	I	General Routing Signals in Banks 0, 1, 2, 3, 4, 6 and 7. There are two in each bank ([num] = 0, 1). Refer to <a href="#">ECP5 sysClock PLL/DLL Design and Usage Guide (TN1263)</a> . These pins are shared I/O pins. When not configured as GR pins, they can be used as general purpose I/O pins.
PCLK[T/C][Bank]_[num]	I/O	General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0, 1, 2, 3, 6 and 7). There are two in each bank ([num] = 0, 1). These are shared I/O pins. When not configured as PCLK pins, they can be used as general purpose I/O pins.

## 4.2. PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO within PIC	DDR Strobe (DQS) and Data (DQ) Pins
<b>For Left and Right Edges of the Device Only</b>		
P[L/R] [n-6]	A	DQ
	B	DQ
	C	DQ
	D	DQ
P[L/R] [n-3]	A	DQ
	B	DQ
	C	DQ
	D	DQ
P[L/R] [n]	A	DQS (P)
	B	DQS (N)
	C	DQ
	D	DQ
P[L/R] [n+3]	A	DQ
	B	DQ
	C	DQ
	D	DQ

Note: "n" is a row PIC number.

## 4.3. Pin Information Summary

### 4.3.1. LFE5UM/LFE5UM5G

Pin Information Summary		LFE5UM/ LFE5UM5G-25		LFE5UM/LFE5UM5G-45			LFE5UM/LFE5UM5G-85			
		285 csfBG	381 caBGA	285 csfBGA	381 caBG	554 caBGA	285 csfBGA	381 caBG	554 caBGA	756 caBGA
General Purpose Inputs/Outputs per Bank	Bank 0	6	24	6	27	32	6	27	32	56
	Bank 1	6	32	6	33	40	6	33	40	48
	Bank 2	21	32	21	32	32	21	34	32	48
	Bank 3	28	32	28	33	48	28	33	48	64
	Bank 4	0	0	0	0	0	0	0	14	24
	Bank 6	26	32	26	33	48	26	33	48	64
	Bank 7	18	32	18	32	32	18	32	32	48
	Bank 8	13	13	13	13	13	13	13	13	13
Total Single-Ended User I/O		118	197	118	203	245	118	205	259	365
VCC		13	20	13	20	24	13	20	24	36
VCCAUX (Core)		3	4	3	4	9	3	4	9	8
VCCIO	Bank 0	1	2	1	2	3	1	2	3	4
	Bank 1	1	2	1	2	3	1	2	3	4
	Bank 2	2	3	2	3	4	2	3	4	4
	Bank 3	2	3	2	3	3	2	3	3	4
	Bank 4	0	0	0	0	0	0	0	2	2
	Bank 6	2	3	2	3	4	2	3	4	4
	Bank 7	2	3	2	3	3	2	3	3	4
	Bank 8	2	2	2	2	2	2	2	2	2

Part number	Grade	Package	Pins	Temp.	LUTs (K)	SERDES
LFE5U-45F-8BG554C	-8	Lead free caBGA	554	Commercial	44	No
LFE5U-85F-6MG285C	-6	Lead free csfBGA	285	Commercial	84	No
LFE5U-85F-7MG285C	-7	Lead free csfBGA	285	Commercial	84	No
LFE5U-85F-8MG285C	-8	Lead free csfBGA	285	Commercial	84	No
LFE5U-85F-6BG381C	-6	Lead free caBGA	381	Commercial	84	No
LFE5U-85F-7BG381C	-7	Lead free caBGA	381	Commercial	84	No
LFE5U-85F-8BG381C	-8	Lead free caBGA	381	Commercial	84	No
LFE5U-85F-6BG554C	-6	Lead free caBGA	554	Commercial	84	No
LFE5U-85F-7BG554C	-7	Lead free caBGA	554	Commercial	84	No
LFE5U-85F-8BG554C	-8	Lead free caBGA	554	Commercial	84	No
LFE5U-85F-6BG756C	-6	Lead free caBGA	756	Commercial	84	No
LFE5U-85F-7BG756C	-7	Lead free caBGA	756	Commercial	84	No
LFE5U-85F-8BG756C	-8	Lead free caBGA	756	Commercial	84	No
LFE5UM-25F-6MG285C	-6	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM-25F-7MG285C	-7	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM-25F-8MG285C	-8	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM-25F-6BG381C	-6	Lead free caBGA	381	Commercial	24	Yes
LFE5UM-25F-7BG381C	-7	Lead free caBGA	381	Commercial	24	Yes
LFE5UM-25F-8BG381C	-8	Lead free caBGA	381	Commercial	24	Yes
LFE5UM-45F-6MG285C	-6	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM-45F-7MG285C	-7	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM-45F-8MG285C	-8	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM-45F-6BG381C	-6	Lead free caBGA	381	Commercial	44	Yes
LFE5UM-45F-7BG381C	-7	Lead free caBGA	381	Commercial	44	Yes
LFE5UM-45F-8BG381C	-8	Lead free caBGA	381	Commercial	44	Yes
LFE5UM-45F-6BG554C	-6	Lead free caBGA	554	Commercial	44	Yes
LFE5UM-45F-7BG554C	-7	Lead free caBGA	554	Commercial	44	Yes
LFE5UM-45F-8BG554C	-8	Lead free caBGA	554	Commercial	44	Yes
LFE5UM-85F-6MG285C	-6	Lead free csfBGA	285	Commercial	84	Yes
LFE5UM-85F-7MG285C	-7	Lead free csfBGA	285	Commercial	84	Yes
LFE5UM-85F-8MG285C	-8	Lead free csfBGA	285	Commercial	84	Yes
LFE5UM-85F-6BG381C	-6	Lead free caBGA	381	Commercial	84	Yes
LFE5UM-85F-7BG381C	-7	Lead free caBGA	381	Commercial	84	Yes
LFE5UM-85F-8BG381C	-8	Lead free caBGA	381	Commercial	84	Yes
LFE5UM-85F-6BG554C	-6	Lead free caBGA	554	Commercial	84	Yes
LFE5UM-85F-7BG554C	-7	Lead free caBGA	554	Commercial	84	Yes
LFE5UM-85F-8BG554C	-8	Lead free caBGA	554	Commercial	84	Yes
LFE5UM-85F-6BG756C	-6	Lead free caBGA	756	Commercial	84	Yes
LFE5UM-85F-7BG756C	-7	Lead free caBGA	756	Commercial	84	Yes
LFE5UM-85F-8BG756C	-8	Lead free caBGA	756	Commercial	84	Yes
LFE5UM5G-25F-8MG285C	-8	Lead free csfBGA	285	Commercial	24	Yes
LFE5UM5G-25F-8BG381C	-8	Lead free caBGA	381	Commercial	24	Yes
LFE5UM5G-45F-8MG285C	-8	Lead free csfBGA	285	Commercial	44	Yes
LFE5UM5G-45F-8BG381C	-8	Lead free caBGA	381	Commercial	44	Yes
LFE5UM5G-45F-8BG554C	-8	Lead free caBGA	554	Commercial	44	Yes
LFE5UM5G-85F-8MG285C	-8	Lead free csfBGA	285	Commercial	84	Yes

## Revision History

Date	Version	Section	Change Summary
March 2018	1.9	All	Updated formatting and page referencing.
		General Description	Updated <a href="#">Table 1.1. ECP5 and ECP5-5G Family Selection Guide</a> . Added caBGA256 package in LFE5U-45.
		Architecture	Added a row for SGMII in <a href="#">Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support</a> . Updated footnote #1.
		DC and Switching Characteristics	Updated <a href="#">Table 3.2. Recommended Operating Conditions</a> .
			Added 2 rows and updated values in <a href="#">Table 3.7. DC Electrical Characteristics</a> .
			Updated <a href="#">Table 3.8. ECP5/ECP5-5G Supply Current (Standby)</a> .
			Updated <a href="#">Table 3.11. sys/O Recommended Operating Conditions</a> .
			Updated <a href="#">Table 3.12. Single-Ended DC Characteristics</a> .
			Updated <a href="#">Table 3.13. LVDS</a> .
			Updated <a href="#">Table 3.14. LVDS25E DC Conditions</a> .
			Updated <a href="#">Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed</a> .
			Updated <a href="#">Table 3.28. Receiver Total Jitter Tolerance Specification</a> .
			Updated header name of section <a href="#">3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics</a> .
			Updated header name of section <a href="#">3.29 Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics</a> .
		Pinout Information	Updated table in section <a href="#">4.3.2 LFE5U</a> .
Ordering Information	Added table rows in <a href="#">5.2.1 Commercial</a> .		
	Added table rows in <a href="#">5.2.2 Industrial</a> .		
Supplemental Information	Updated <a href="#">For Further Information</a> section.		
November 2017	1.8	General Description	Updated <a href="#">Table 1.1. ECP5 and ECP5-5G Family Selection Guide</a> . Added caBGA256 package in LFE5U-12 and LFE5U-25.

(Continued)

Date	Version	Section	Change Summary
April 2017	1.7	All	Changed document number from DS1044 to FPGA-DS-02012.
		General Description	Updated Features section. Changed “1.1 V core power supply” to “1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G”.
		Architecture	Updated Overview section. Change “The ECP5/ECP5-5G devices use 1.1 V as their core voltage” to “The ECP5 devices use 1.1V, ECP5UM5G devices use 1.2V as their core voltage”
		DC and Switching Characteristics	Updated Table 3.2. Recommended Operating Conditions Added ECP5-5G on VCC to be 1.2V +/- 5% Added ECP5-5G on VCCA to be 1.2V +/- 3% Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby) Changed “Core Power Supply Current” for ICC on LFE5UM5G devices Changed “SERDES Power Supply Current (Per Dual)” for ICCA on LFE5UM5G devices Updated Table 3.20. Register-to-Register Performance. Remove “(DDR/SDR)” from DSP Function Changed DSP functions to 225 MHz
		Pinout Information	Update Section 4.1 Signal Description. Revised Vcc Description to “Power supply pins for core logic. Dedicated pins. VCC = 1.1 V (ECP5), 1.2 V (ECP5UM5G)”
February 2016	1.6	All	Changed document status from Preliminary to Final.
		General Description	Updated Features section. Changed “24K to 84K LUTs” to “12K to 84K LUTs”. Added LFE5U-12 column to Table 1.1. ECP5 and ECP5-5G Family Selection Guide.
		DC and Switching Characteristics	Updated Power up Sequence section. Identified typical ICC current for specific devices in Table 3.8. ECP5/ECP5-5G Supply Current (Standby). Updated values in Table 3.9. ECP5. Updated values in Table 3.10. ECP5-5G. Added values to –8 Timing column of Table 3.19. Pin-to-Pin Performance. Added values to –8 Timing column of Table 3.20. Register-to-Register Performance. Changed LFE5-45 to All Devices in Table 3.22. ECP5/ECP5-5G External Switching Characteristics. Added table notes to Table 3.31. PCIe (5 Gb/s). Added table note to Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics.
		Pinout Information	Added LFE5U-12 column to the table in LFE5U section.
		Ordering Information	Updated LFE5U in ECP5/ECP5-5G Part Number Description section: added 12 F = 12K LUTs to Logic Capacity. Added LFE5U-12F information to Ordering Part Numbers section.