# E.J. Lattice Semiconductor Corporation - <u>LFE5U-45F-8BG554C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	11000
Number of Logic Elements/Cells	44000
Total RAM Bits	1990656
Number of I/O	245
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	554-FBGA
Supplier Device Package	554-CABGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-45f-8bg554c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Copyright Notice**

Copyright © 2014-2018 Lattice Semiconductor Corporation. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense, publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data.

#### Patents

The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor Corporation and/or its affiliates.

#### **Trademark Acknowledgment**

Lattice Semiconductor Corporation<sup>®</sup>, the Lattice Semiconductor logo, Silicon Image<sup>®</sup>, the Silicon Image logo, Instaport<sup>®</sup>, the Instaport logo, InstaPrevue<sup>®</sup>, Simplay<sup>®</sup>, Simplay HD<sup>®</sup>, the Simplay HD logo, Simplay Labs<sup>™</sup>, the Simplay Labs logo, the SiBEAM Snap<sup>™</sup>, the SiBEAM Snap logo, UltraGig<sup>™</sup>, the UltraGig logo are trademarks or registered trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. HDMI<sup>®</sup> and the HDMI logo with High-Definition Multimedia Interface are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC. in the United States or other countries. MHL<sup>®</sup> and the MHL logo with Mobile High-Definition Link are trademarks or registered trademarks of, and are used under license from, MHL, LLC. in the United States and/or other countries. WirelessHD<sup>®</sup>, the WirelessHD logo, WiHD<sup>®</sup> and the WiHD logo are trademarks, registered trademarks or service marks of SiBeam, Inc. in the United States or other countries. HDMI Licensing, LLC; Simplay Labs, LLC; and SiBeam, Inc. are wholly owned subsidiaries of Lattice Semiconductor Corporation.

All other trademarks and registered trademarks are the property of their respective owners in the United States or other countries. The absence of a trademark symbol does not constitute a waiver of Lattice Semiconductor's trademarks or other intellectual property rights with regard to a product name, logo or slogan.

#### **Export Controlled Document**

This document contains materials that are subject to the U.S. Export Administration Regulations and may also be subject to additional export control laws and regulations (collectively "Export Laws") and may be used only in compliance with such Export Laws. Unless otherwise authorized by an officer of Lattice Semiconductor Corporation in writing, this document and the information contained herein (a) may not be used in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, and (b) may not be re-exported or otherwise transferred to a third party who is known or suspected to be involved in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, or to any sanctioned persons or entities.

#### **Further Information**

To request other materials, documentation, and information, contact your local Lattice Semiconductor sales office or visit the Lattice Semiconductor web site at <u>www.latticesemi.com</u>.

#### Disclaimers

These materials are provided on an "AS IS" basis. Lattice Semiconductor Corporation and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Lattice Semiconductor Corporation and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials. Lattice Semiconductor Corporation and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

#### **Products and Services**

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Lattice Semiconductor Corporation and/or its affiliates are provided on "AS IS" basis, except to the extent that Lattice Semiconductor Corporation and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, LATTICE SEMICONDUCTOR CORPORATION AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS PROVIDED BY LATTICE SEMICONDUCTOR CORPORATION AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION, EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER THAN AS PROVIDED IN THESE TERMS AND CONDITIONS.



## 2. Architecture

## 2.1. Overview

Each ECP5/ECP5-5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM<sup>™</sup> Embedded Block RAM (EBR) and rows of sysDSP<sup>™</sup> Digital Signal Processing slices, as shown in Figure 2.1 on page 13. The LFE5-85 devices have three rows of DSP slices, the LFE5-45 devices have two rows, and both LFE5-25 and LFE5-12 devices have one. In addition, the LFE5UM/LFE5UM5G devices contain SERDES Duals on the bottom of the device.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array.

The ECP5/ECP5-5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, ECP5/ECP5-5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The ECP5 devices feature up to four embedded 3.2 Gb/s SERDES channels, and the ECP5-5G devices feature up to four embedded 5 Gb/s SERDES channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of two SERDES channels, along with its Physical Coding Sublayer (PCS) block, creates a dual DCU (Dual Channel Unit). The functionality of the SERDES/PCS duals can be controlled by SRAM cell settings during device configuration or by registers that are addressable during device operation. The registers in every dual can be programmed via the SERDES Client Interface (SCI). These DCUs (up to two) are located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the ECP5/ECP5-5G devices are arranged in seven banks (eight banks for LFE5-85 devices in caBGA756 and caBGA554 packages), allowing the implementation of a wide variety of I/O standards. One of these banks (Bank 8) is shared with the programming interfaces. Half of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit pairs, and all pairs on left and right can be configured as LVDS receive pairs. The PIC logic in the left and right banks also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and LPDDR3.

The ECP5/ECP5-5G registers in PFU and sysl/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5-5G architecture provides up to four Delay-Locked Loops (DLLs) and up to four Phase-Locked Loops (PLLs). The PLL and DLL blocks are located at the corners of each device.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located at the bottom of each device, to the left of the SERDES blocks. Every device in the ECP5/ECP5-5G family supports a sysCONFIG<sup>™</sup> ports located in that same corner, powered by Vccio8, allowing for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.



### 2.2.2. Modes of Operation

Slices 0-2 have up to four potential modes of operation: Logic, Ripple, RAM and ROM. Slice 3 is not needed for RAM mode, it can be used in Logic, Ripple, or ROM modes.

#### Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note that LUT8 requires more than four slices.

#### **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

#### **RAM Mode**

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed in one PFU using each LUT block in Slice 0 and Slice 1 as a 16 x 2-bit memory in each slice. Slice 2 is used to provide memory address and control signals. A 16 x 2-bit pseudo dual port RAM (PDPR) memory is created in one PFU by using one Slice as the read-write port and the other companion slice as the read-only port. The slice with the read-write port updates the SRAM data contents in both slices at the same write cycle.

ECP5/ECP5-5G devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2.3 lists the number of slices required to implement different distributed RAM primitives. For more information about using RAM in ECP5/ECP5-5G devices, refer to ECP5 and ECP5-5G Memory Usage Guide (TN1264).

#### Table 2.3. Number of Slices Required to Implement Distributed RAM

	SPR 16 X 4	PDPR 16 X 4			
Number of slices	3	6			

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

#### ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, refer to ECP5 and ECP5-5G Memory Usage Guide (TN1264).





Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking

## 2.5.1. Primary Clocks

The ECP5/ECP5-5G device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network.

The primary clock network is divided into four clocking quadrants: Top Left (TL), Bottom Left (BL), Top Right (TR), and Bottom Right (BR). Each of these quadrants has 16 clocks that can be distributed to the fabric in the quadrant.

The Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of 16 clocks per quadrant. The user can change how the clocks are routed by specifying a preference in the Lattice Diamond software to locate the clock to specific. The ECP5/ECP5-5G device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- CLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SERDES/PCS/PCSDIV clocks
- OSC clock

These sources are routed to one of four clock switches called a Mid Mux. The outputs of the Mid MUX are routed to the center of the FPGA where another clock switch, called the Center MUX, is used to route the primary clock sources to primary clock distribution to the ECP5/ECP5-5G fabric. These routing muxes are shown in Figure 2.6. Since there is a maximum of 60 unique clock input sources to the clocking quadrants, there are potentially 64 unique clock domains that can be used in the ECP5/ECP5-5G Device. For more information about the primary clock tree and connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

#### 2.5.1.1. Dynamic Clock Control

The Dynamic Clock Control (DCC), Quadrant Clock enable/disable feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by that clock will not toggle, reducing the overall power consumption of the device. The disable function will not create glitch and increase the clock latency to the primary clock network.

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the quadrant clock network. For more information about the DCC, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).





Figure 2.8. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

## 2.6. Clock Dividers

ECP5/ECP5-5G devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a  $\div 2$ ,  $\div 3.5$  mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal.

The clock dividers can be fed from selected PLL outputs, external primary clock pins multiplexed with the DDRDEL Slave Delay or from routing. The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets input and asynchronously forces all outputs to low. The SLIP signal slips the outputs one cycle relative to the input clock. For further information on clock dividers, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263). Figure 2.9 shows the clock divider connections.



Figure 2.9. ECP5/ECP5-5G Clock Divider Sources





Figure 2.15. Detailed sysDSP Slice Diagram













Figure 2.24. DQS Control and Delay Block (DQSBUF)

Name	Туре	Description
DQS	Input	DDR memory DQS strobe
READ[1:0]	Input	Read Input from DDR Controller
READCLKSEL[1:0]	Input	Read pulse selection
SCLK	Input	Slow System Clock
ECLK	Input	High Speed Edge Clock (same frequency as DDR memory)
DQSDEL	Input	90° Delay Code from DDRDLL
RDLOADN, RDMOVE, RDDIRECTION	Input	Dynamic Margin Control ports for Read delay
WRLOADN, WRMOVE, WRDIRECTION	Input	Dynamic Margin Control ports for Write delay
PAUSE	Input	Used by DDR Controller to Pause write side signals during DDRDLL Code update or Write Leveling
DYNDELAY[7:0]	Input	Dynamic Write Leveling Delay Control
DQSR90	Output	90° delay DQS used for Read
DQSW270	Output	90° delay clock used for DQ Write
DQSW	Output	Clock used for DQS Write
RDPNTR[2:0]	Output	Read Pointer for IFIFO module
WRPNTR[2:0]	Output	Write Pointer for IFIFO module
DATAVALID	Output	Signal indicating start of valid data
BURSTDET	Output	Burst Detect indicator
RDFLAG	Output	Read Dynamic Margin Control output to indicate max value
WRFLAG	Output	Write Dynamic Margin Control output to indicate max value

<sup>© 2014-2018</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85)

Table 2.13.	LFE5UM	/LFE5UM5G S	ERDES Standa	ard Support

Standard	Data Rate (Mb/s)	Number of General/Link Width	Encoding Style
PCI Express 1.1 and 2.0	2500	x1, x2, x4	8b10b
2.02	5000 <sup>2</sup>	x1, x2	8b10b
Gigabit Ethernet	1250	x1	8b10b
SCMI	1250	x1	8b10b
SGIVIII	2500	x1	8b10b
XAUI	3125	x4	8b10b
CPRI-1 CPRI-2 CPRI-3 CPRI-4 CPRI-5	614.4 1228.8 2457.6 3072.0 4915.2 <sup>2</sup>	x1	8b10b
SD-SDI (259M, 344M) <sup>1</sup>	270	x1	NRZI/Scrambled
HD-SDI (292M)	1483.5 1485	x1	NRZI/Scrambled
3G-SDI (424M)	2967 2970	x1	NRZI/Scrambled
	5000	_	_
JESD204A/B	3125	x1	8b/10b

#### Notes:

1. For SD-SDI rate, the SERDES is bypassed and SERDES input signals are directly connected to the FPGA routing.

2. For ECP5-5G family devices only.



## 3.11. SERDES Power Supply Requirements<sup>1,2,3</sup>

Over recommended operating conditions.

#### Table 3.9. ECP5UM

Symbol	Description	Тур	Max	Unit		
Standby (Power Down)						
I <sub>CCA-SB</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	4	9.5	mA		
I <sub>CCHRX-SB</sub> <sup>4</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	—	0.1	mA		
I <sub>CCHTX-SB</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	—	0.9	mA		
<b>Operating</b> (Data	Rate = 3.125 Gb/s)					
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	43	54	mA		
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA		
І <sub>сснтх-ор</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA		
Operating (Data	Rate = 2.5 Gb/s)					
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	40	50	mA		
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA		
І <sub>сснтх-ор</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA		
Operating (Data	Rate = 1.25 Gb/s)					
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	34	43	mA		
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA		
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA		
<b>Operating</b> (Data	Operating (Data Rate = 270 Mb/s)					
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	28	38	mA		
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA		
I <sub>ССНТХ-ОР</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	8	10	mA		

Notes:

1. Rx Equalization enabled, Tx De-emphasis (pre-cursor and post-cursor) disabled

2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current will be higher.

3. To calculate with Tx De-emphasis enabled, use the Diamond Power Calculator tool.

4. For ICCHRX-SB, during Standby, input termination on Rx are disabled.

5. For ICCHRX-OP, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is based on current pulled down by external driver when the input is driven to LOW.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02012-1.9





## 3.14.7. MLVDS25

The ECP5/ECP5-5G devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3.4 is one possible solution for MLVDS standard implementation. Resistor values in the figure are industry standard values for 1% resistors.



Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling)

Parameter	Description	Тур	l la it	
	Description	Zo=50 Ω	Zo=70 Ω	Onit
V <sub>CCIO</sub>	Output Driver Supply (±5%)	2.50	2.50	V
Z <sub>OUT</sub>	Driver Impedance	10.00	10.00	Ω
Rs	Driver Series Resistor (±1%)	35.00	35.00	Ω
R <sub>TL</sub>	Driver Parallel Resistor (±1%)	50.00	70.00	Ω
R <sub>TR</sub>	Receiver Termination (±1%)	50.00	70.00	Ω
V <sub>OH</sub>	Output High Voltage	1.52	1.60	V
V <sub>OL</sub>	Output Low Voltage	0.98	0.90	V
V <sub>OD</sub>	Output Differential Voltage	0.54	0.70	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	1.25	V
I <sub>DC</sub>	DC Output Current	21.74	20.00	mA

#### Table 3.17. MLVDS25 DC Conditions

Note: For input buffer, see LVDS Table 3.13 on page 55.

FPGA-DS-02012-1.9



## 3.15. Typical Building Block Function Performance

#### Table 3.19. Pin-to-Pin Performance

Function	–8 Timing	Unit
Basic Functions		
16-Bit Decoder	5.06	ns
32-Bit Decoder	6.08	ns
64-Bit Decoder	5.06	ns
4:1 Mux	4.45	ns
8:1 Mux	4.63	ns
16:1 Mux	4.81	ns
32:1 Mux	4.85	ns

Notes:

1. I/Os are configured with LVCMOS25 with V<sub>CCIO</sub>=2.5, 12 mA drive.

2. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

3. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02012-1.9



#### Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)

Demonstern	Description	Device	-	-8	-	-7	-	-6	11
Parameter			Min	Max	Min	Max	Min	Max	Unit
Generic DDR Outpu	ut								•
Generic DDRX1 Ou	tputs With Clock and Data Cente	red at Pin (GD	DRX1_TX	.SCLK.Ce	ntered) (	Jsing PCL	K Clock Ir	nput - Fig	ure 3.6
t <sub>DVB_GDDRX1_centered</sub>	Data Output Valid before CLK Output	All Devices	-0.67	_	-0.67	-	-0.67	_	ns + 1/2 UI
t <sub>DVA_GDDRX1_centered</sub>	Data Output Valid after CLK Output	All Devices	-0.67	_	-0.67	-	-0.67	-	ns + 1/2 UI
f <sub>DATA_GDDRX1_centered</sub>	GDDRX1 Data Rate	All Devices	_	500	-	500	—	500	Mb/s
f <sub>MAX_GDDRX1_centered</sub>	GDDRX1 CLK Frequency (SCLK)	All Devices	—	250	—	250	—	250	MHz
Generic DDRX1 Ou	tputs With Clock and Data Aligne	ed at Pin (GDD	RX1_TX.9	SCLK.Alig	ned) Usin	g PCLK C	lock Inpu	t - Figure	3.9
t <sub>DIB_GDDRX1_aligned</sub>	Data Output Invalid before CLK Output	All Devices	-0.3	_	-0.3	_	-0.3	_	ns
$t_{\text{DIA}\_\text{GDDRX1}\_\text{aligned}}$	Data Output Invalid after CLK Output	All Devices	_	0.3	_	0.3	-	0.3	ns
$f_{DATA\_GDDRX1\_aligned}$	GDDRX1 Data Rate	All Devices	—	500	—	500	—	500	Mb/s
$f_{MAX\_GDDRX1\_aligned}$	GDDRX1 CLK Frequency (SCLK)	All Devices	_	250	—	250	—	250	MHz
Generic DDRX2 Ou	tputs With Clock and Data Cente	red at Pin (GD	DRX2_TX	.ECLK.Ce	ntered) l	Jsing PCL	K Clock Iı	nput, Left	and
Right sides Only - F	igure 3.8			1		1	1		
$t_{\text{DVB}_{GDDRX2}_{centered}}$	Data Output Valid Before CLK Output	All Devices	- 0.442	—	-0.56	-	– 0.676	_	ns + 1/2 UI
$t_{\text{DVA}_{GDDRX2}_{centered}}$	Data Output Valid After CLK Output	All Devices	—	0.442	_	0.56	_	0.676	ns + 1/2 UI
$f_{DATA\_GDDRX2\_centered}$	GDDRX2 Data Rate	All Devices	_	800		700	—	624	Mb/s
$f_{MAX\_GDDRX2\_centered}$	GDDRX2 CLK Frequency (ECLK)	All Devices	_	400	-	350	—	312	MHz
Generic DDRX2 Ou	tputs With Clock and Data Aligne	d at Pin (GDD	RX2_TX.I	ECLK.Alig	ned) Usin	g PCLK C	lock Inpu	t, Left an	d Right
sides Only - Figure	3.9			1	1	1	1	i.	1
$t_{DIB\_GDDRX2\_aligned}$	CLK Output	All Devices	-0.16	_	-0.18	_	-0.2	_	ns
$t_{\text{DIA}_{GDDRX2}_{aligned}}$	Data Output Invalid after CLK Output	All Devices	_	0.16	-	0.18	-	0.2	ns
$f_{DATA\_GDDRX2\_aligned}$	GDDRX2 Data Rate	All Devices	—	800		700	—	624	Mb/s
$f_{MAX\_GDDRX2\_aligned}$	GDDRX2 CLK Frequency (ECLK)	All Devices	—	400	—	350	—	312	MHz
Video DDRX71 Out	puts With Clock and Data Aligne	d at Pin (GDDF	х71_тх.	ECLK) Us	ing PLL Cl	ock Input	t, Left an	d Right si	des Only
- Figure 3.12					1	1	1	1	
t <sub>dib_lvds71_i</sub>	Data Output Invalid before CLK Output	All Devices	-0.16	—	-0.18	_	-0.2		ns + (i) * UI
t <sub>dia_lvds71_i</sub>	Data Output Invalid after CLK Output	All Devices	—	0.16	_	0.18	_	0.2	ns + (i) * UI
f <sub>data_lvds71</sub>	DDR71 Data Rate	All Devices	_	756	—	620	—	525	Mb/s
f <sub>MAX_LVDS71</sub>	DDR71 CLK Frequency (ECLK)	All Devices	_	378	—	310	—	262.5	MHz
Memory Interface									
DDR2/DDR3/DDR3	L/LPDDR2/LPDDR3 READ (DQ Inj	put Data are A	ligned to	DQS)					
t <sub>dvbdq_ddr2</sub>									
t <sub>dvbdq_ddr3</sub>	Data Output Valid before DQS					_		_	ns + 1/2
t <sub>DVBDQ_DDR3L</sub>	Input	All Devices	_	-0.26	_	0.317	_	0.374	U
LDVBDQ_LPDDR2									
UVADQ_DDR2									
tovado ddral	Data Output Valid after DQS	All Devices	0.26	_	0.317	_	0.374	_	ns + 1/2
t <sub>DVADQ_LPDDR2</sub>	Input								UI
t <sub>dvadq_lpddr3</sub>									

#### Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)





Figure 3.9. Transmit TX.CLK.Aligned Waveforms

#### Receiver – Shown for one LVDS Channel



#### Transmitter - Shown for one LVDS Channel



Figure 3.10. DDRX71 Video Timing Waveforms

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 3.19. sysCLOCK PLL Timing

Over recommended operating conditions.

Table 3.23.	sysCLOCK PLL Timing	
-------------	---------------------	--

Parameter	Descriptions	Conditions	Min	Max	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)	—	8	400	MHz
f <sub>out</sub>	Output Clock Frequency (CLKOP, CLKOS)	—	3.125	400	MHz
f <sub>vco</sub>	PLL VCO Frequency	—	400	800	MHz
f <sub>PFD</sub> <sup>3</sup>	Phase Detector Input Frequency	—	10	400	MHz
AC Characteristi	cs				
t <sub>DT</sub>	Output Clock Duty Cycle	—	45	55	%
t <sub>PH4</sub>	Output Phase Accuracy	_	-5	5	%
	Outrast Classical Paris	f <sub>out</sub> ≥ 100 MHz	_	100	ps p-p
	Output Clock Period Jitter	f <sub>out</sub> < 100 MHz	-	0.025	UIPP
. 1		f <sub>out</sub> ≥ 100 MHz	_	200	ps p-p
LOD IL	Output Clock Cycle-to-Cycle Jitter	f <sub>out</sub> < 100 MHz	-	0.050	UIPP
	Output Clock Phase Jitter	f <sub>PFD</sub> ≥ 100 MHz	_	200	ps p-p
		f <sub>PFD</sub> < 100 MHz	-	0.011	UIPP
t <sub>spo</sub>	Static Phase Offset	Divider ratio = integer	-	400	ps p-p
tw	Output Clock Pulse Width	At 90% or 10%	0.9	—	ns
t <sub>LOCK</sub> <sup>2</sup>	PLL Lock-in Time	—	-	15	ms
tunlock	PLL Unlock Time	—	-	50	ns
+	Input Clack Pariod litter	f <sub>PFD</sub> ≥ 20 MHz	_	1,000	ps p-p
LIPJIT		f <sub>PFD</sub> < 20 MHz	—	0.02	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	—	ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	—	ns
t <sub>RST</sub>	RST/ Pulse Width	—	1	—	ms
t <sub>rstrec</sub>	RST Recovery Time	—	1	—	ns
t <sub>load_reg</sub>	Min Pulse for CIB_LOAD_REG	—	10	—	ns
t <sub>rotate-setup</sub>	Min time for CIB dynamic phase controls to be stable fore CIB_ROTATE	-	5	_	ns
t <sub>ROTATE-WD</sub>	Min pulse width for CIB_ROTATE to maintain "0" or	_	4	—	VCO cycles

Notes:

1. Jitter sample is taken over 10,000 samples for Periodic jitter, and 2,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2. Output clock is valid after  $t_{LOCK}$  for PLL reset and dynamic delay adjustment.

3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for  $f_{PFD} > 10$  MHz. For  $f_{PFD} < 10$  MHz, the jitter numbers may not be met in certain conditions.



## 3.20. SERDES High-Speed Data Transmitter

#### Table 3.24. Serial Output Timing and Levels

Symbol	Description	Min	Тур	Max	Unit
V <sub>TX-DIFF-PP</sub>	Peak-Peak Differential voltage on selected amplitude <sup>1, 2</sup>	-25%	—	25%	mV, p-p
V <sub>TX-CM-DC</sub>	Output common mode voltage	—	V <sub>CCHTX</sub> / 2	—	mV, p-p
T <sub>TX-R</sub>	Rise time (20% to 80%)	50	—	—	ps
T <sub>TX-F</sub>	Fall time (80% to 20%)	50	—	—	ps
T <sub>TX-CM-AC-P</sub>	RMS AC peak common-mode output voltage	—	—	20	mV
7	Single ended output impedance for 50/75 $\boldsymbol{\Omega}$	-20%	50/75	20%	Ω
ZTX_SE	Single ended output impedance for 6K $\Omega$		6K	25%	Ω
RL <sub>TX_DIFF</sub>	Differential return loss (with package included) <sup>3</sup>	—	—	-10	dB
RL <sub>TX_COM</sub>	Common mode return loss (with package included) $^3$	—	—	-6	dB

#### Notes:

1. Measured with 50  $\Omega$  Tx Driver impedance at V\_{CCHTx} \pm 5\%.

2. Refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261) for settings of Tx amplitude.

3. Return los = -10 dB (differential), -6 dB (common mode) for 100 MHz  $\leq$  f <= 1.6 GHz with 50  $\Omega$  output impedance configuration. This includes degradation due to package effects.

#### Table 3.25. Channel Output Jitter

Description	Frequency	Min	Тур	Max	Unit
Deterministic	5 Gb/s	—	—	TBD	UI, p-p
Random	5 Gb/s	—	—	TBD	UI, p-p
Total	5 Gb/s	—	—	TBD	UI, p-p
Deterministic	3.125 Gb/s	_	_	0.17	UI, p-p
Random	3.125 Gb/s	—	—	0.25	UI, p-p
Total	3.125 Gb/s	—	—	0.35	UI, p-p
Deterministic	2.5 Gb/s	—	—	0.17	UI, p-p
Random	2.5 Gb/s	—	—	0.20	UI, p-p
Total	2.5 Gb/s	—	—	0.35	UI, p-p
Deterministic	1.25 Gb/s	—	—	0.10	UI, p-p
Random	1.25 Gb/s	—	—	0.22	UI, p-p
Total	1.25 Gb/s	_	_	0.24	UI, p-p

Notes:

1. Values are measured with PRBS 2<sup>7</sup>-1, all channels operating, FPGA logic active, I/Os around SERDES pins quiet, reference clock @ 10X mode.

2. For ECP5-5G family devices only.



# 3.30. SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics

### 3.30.1. AC and DC Characteristics

#### Table 3.39. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
BR <sub>SDO</sub>	Serial data rate	—	270	—	2975	Mb/s
T <sub>JALIGNMENT</sub> <sup>2</sup>	Serial output jitter, alignment	270 Mb/s <sup>6</sup>	270 Mb/s <sup>6</sup> — —			
T <sub>JALIGNMENT</sub> <sup>2</sup>	Serial output jitter, alignment	1485 Mb/s	85 Mb/s — —		0.2	UI
T <sub>JALIGNMENT</sub> <sup>1, 2</sup>	Serial output jitter, alignment	2970 Mb/s			0.3	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	270 Mb/s <sup>6</sup>			0.2	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	1485 Mb/s	—	—	1	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	2970 Mb/s	—	—	2	UI

Notes:

1. Timing jitter is measured in accordance with SMPTE serial data transmission standards.

- 2. Jitter is defined in accordance with SMPTE RP1 184-1996 as: jitter at an equipment output in the absence of input jitter.
- 3. All Tx jitter are measured at the output of an industry standard cable driver, with the Lattice SERDES device configured to  $50 \Omega$  output impedance connecting to the external cable driver with differential signaling.
- 4. The cable driver drives: RL=75  $\Omega$ , AC-coupled at 270, 1485, or 2970 Mb/s.
- 5. All LFE5UM/LFE5UM5G devices are compliant with all SMPTE compliance tests, except 3G-SDI Level-A pathological compliance pattern test.
- 6. 270 Mb/s is supported with Rate Divider only.

#### Table 3.40. Receive

Symbol	Description	Test Conditions Min		Тур	Max	Unit
BR <sub>SDI</sub>	Serial input data rate	—	270		2970	Mb/s

#### Table 3.41. Reference Clock

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
F <sub>VCLK</sub>	Video output clock frequency	—	54	_	148.5	MHz
DCv	Duty cycle, video clock	—	45	50	55	%

**Note**: SD-SDI (270 Mb/s) is supported with Rate Divider only. For Single Rate: Reference Clock = 54 MHz and Rate Divider = /2. For Tri-Rate: Reference Clock = 148.5 MHz and Rate Divider = /11.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



## 4.2. PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO within PIC	DDR Strobe (DQS) and Data (DQ) Pins				
For Left and Right Edges of the Device Only						
	А	DQ				
	В	DQ				
	С	DQ				
	D	DQ				
	А	DQ				
P[L/R] [n-3]	В	DQ				
	С	DQ				
	D	DQ				
	А	DQS (P)				
	В	DQS (N)				
	С	DQ				
	D	DQ				
	А	DQ				
	В	DQ				
רניהן [11+3]	С	DQ				
	D	DQ				

**Note**: "n" is a row PIC number.

## 4.3. **Pin Information Summary**

## 4.3.1. **LFE5UM/LFE5UM5G**

Pin Information Summary	LFE5 LFE5UI	5UM/ M5G-25	LFE5UM/LFE5UM5G-45			LFE5UM/LFE5UM5G-85				
Pin Type		285 csfBG	381 caBGA	285 csfBGA	381 caBG	554 caBGA	285 csfBGA	381 caBG	554 caBGA	756 caBGA
	Bank 0	6	24	6	27	32	6	27	32	56
	Bank 1	6	32	6	33	40	6	33	40	48
	Bank 2	21	32	21	32	32	21	34	32	48
General Purpose	Bank 3	28	32	28	33	48	28	33	48	64
Inputs/Outputs per Bank	Bank 4	0	0	0	0	0	0	0	14	24
	Bank 6	26	32	26	33	48	26	33	48	64
	Bank 7	18	32	18	32	32	18	32	32	48
	Bank 8	13	13	13	13	13	13	13	13	13
Total Single-Ended User I/O		118	197	118	203	245	118	205	259	365
VCC		13	20	13	20	24	13	20	24	36
VCCAUX (Core)		3	4	3	4	9	3	4	9	8
	Bank 0	1	2	1	2	3	1	2	3	4
	Bank 1	1	2	1	2	3	1	2	3	4
	Bank 2	2	3	2	3	4	2	3	4	4
VCCIO	Bank 3	2	3	2	3	3	2	3	3	4
	Bank 4	0	0	0	0	0	0	0	2	2
	Bank 6	2	3	2	3	4	2	3	4	4
	Bank 7	2	3	2	3	3	2	3	3	4
	Bank 8	2	2	2	2	2	2	2	2	2

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## **Revision History**

Date	Version	Section	Change Summary
March 2018	1.9	All	Updated formatting and page referencing.
		General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-45.
		Architecture	Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. Updated footnote #1.
		DC and Switching	Updated Table 3.2. Recommended Operating Conditions.
		Characteristics	Added 2 rows and updated values in Table 3.7. DC Electrical Characteristics.
			Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby).
			Updated Table 3.11. sysl/O Recommended Operating Conditions.
			Updated Table 3.12. Single-Ended DC Characteristics.
			Updated Table 3.13. LVDS.
			Updated Table 3.14. LVDS25E DC Conditions.
			Updated Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed.
			Updated Table 3.28. Receiver Total Jitter Tolerance Specification.
			Updated header name of section 3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics.
			Updated header name of section 3.29 Gigabit Ethernet/SCMII(1, 25Gbps)/CPRI LVE 12 Electrical and Timing
			Characteristics
		Pinout Information	Updated table in section 4.3.2 LFE5U.
		Ordering Information	Added table rows in 5.2.1 Commercial.
			Added table rows in 5.2.2 Industrial.
		Supplemental Information	Updated For Further Information section.
November 2017	1.8	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-12 and LFE5U-25.



#### (Continued)

Date	Version	Section	Change Summary
April 2017	1.7	All	Changed document number from DS1044 to FPGA-DS-02012.
		General Description	Updated Features section. Changed "1.1 V core power supply" to "1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G".
		Architecture	Updated Overview section. Change "The ECP5/ECP5-5G devices use 1.1 V as their core voltage" to "The ECP5 devices use 1.1V, ECP5UM5G devices use 1.2V as their core voltage"
		DC and Switching Characteristics	Updated Table 3.2. Recommended Operating Conditions Added ECP5-5G on VCC to be 1.2V +/- 5% Added ECP5-5G on VCCA to be 1.2V +/- 3% Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby) Changed "Core Power Supply Current" for ICC on LFE5UM5G devices Changed "SERDES Power Supply Current (Per Dual)" for ICCA on LFE5UM5G devices Updated Table 3.20. Register-to-Register Performance. Remove "(DDR/SDR)" from DSP Function Changed DSP functions to 225 MHz
		Pinout Information	Update Section 4.1 Signal Description. Revised Vcc Description to "Power supply pins for core logic. Dedicated pins. VCC = 1.1 V (ECP5), 1.2 V (ECP5UM5G)"
February 2016	1.6	All	Changed document status from Preliminary to Final.
		General Description	Updated Features section. Changed "24K to 84K LUTs" to "12K to 84K LUTs". Added LFE5U-12 column to Table 1.1. ECP5 and ECP5-5G Family Selection Guide.
		DC and Switching Characteristics	Updated Power up Sequence section. Identified typical ICC current for specific devices in Table 3.8. ECP5/ECP5-5G Supply Current (Standby). Updated values in Table 3.9. ECP5. Updated values in Table 3.10. ECP5-5G. Added values to -8 Timing column of Table 3.19. Pin-to-Pin Performance. Added values to -8 Timing column of Table 3.20. Register-to-Register Performance. Changed LFE5-45 to All Devices in Table 3.22. ECP5/ECP5-5G External Switching Characteristics. Added table notes to Table 3.31. PCIe (5 Gb/s). Added table note to Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics.
		Pinout Information	Added LFE5U-12 column to the table in LFE5U section.
		Ordering Information	Updated LFE5U in ECP5/ECP5-5G Part Number Description section: added 12 F = 12K LUTs to Logic Capacity. Added LFE5U-12F information to Ordering Part Numbers section.