



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Active
Number of LABs/CLBs	21000
Number of Logic Elements/Cells	84000
Total RAM Bits	3833856
Number of I/O	118
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	285-LFBGA, CSPBGA
Supplier Device Package	285-CSFBGA (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-85f-7mg285i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-85f-7mg285i</a>

## Tables

Table 1.1. ECP5 and ECP5-5G Family Selection Guide .....	11
Table 2.1. Resources and Modes Available per Slice .....	14
Table 2.2. Slice Signal Descriptions .....	16
Table 2.3. Number of Slices Required to Implement Distributed RAM .....	17
Table 2.4. PLL Blocks Signal Descriptions .....	19
Table 2.5. DDRDLL Ports List .....	23
Table 2.6. sysMEM Block Configurations .....	25
Table 2.7. Maximum Number of Elements in a Slice .....	30
Table 2.8. Input Block Port Description .....	33
Table 2.9. Output Block Port Description .....	34
Table 2.10. Tristate Block Port Description .....	35
Table 2.11. DQSBUF Port List Description .....	37
Table 2.12. On-Chip Termination Options for Input Modes .....	40
Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support .....	42
Table 2.14. Available SERDES Duals per LFE5UM/LFE5UM5G Devices .....	43
Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support .....	44
Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal) .....	46
Table 3.1. Absolute Maximum Ratings .....	47
Table 3.2. Recommended Operating Conditions .....	47
Table 3.3. Power Supply Ramp Rates .....	48
Table 3.4. Power-On-Reset Voltage Levels .....	48
Table 3.5. Hot Socketing Specifications .....	48
Table 3.6. Hot Socketing Requirements .....	49
Table 3.7. DC Electrical Characteristics .....	49
Table 3.8. ECP5/ECP5-5G Supply Current (Standby) .....	50
Table 3.9. ECP5UM .....	51
Table 3.10. ECP5-5G .....	52
Table 3.11. sysI/O Recommended Operating Conditions .....	53
Table 3.12. Single-Ended DC Characteristics .....	54
Table 3.13. LVDS .....	55
Table 3.14. LVDS25E DC Conditions .....	56
Table 3.15. BLVDS25 DC Conditions .....	57
Table 3.16. LVPECL33 DC Conditions .....	58
Table 3.17. MLVDS25 DC Conditions .....	59
Table 3.18. Input to SLVS .....	60
Table 3.19. Pin-to-Pin Performance .....	61
Table 3.20. Register-to-Register Performance .....	62
Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed .....	63
Table 3.22. ECP5/ECP5-5G External Switching Characteristics .....	64
Table 3.23. sysCLOCK PLL Timing .....	71
Table 3.24. Serial Output Timing and Levels .....	72
Table 3.25. Channel Output Jitter .....	72
Table 3.26. SERDES/PCS Latency Breakdown .....	73
Table 3.27. Serial Input Data Specifications .....	74
Table 3.28. Receiver Total Jitter Tolerance Specification .....	74
Table 3.29. External Reference Clock Specification (refclkp/refclkn) .....	75
Table 3.30. PCIe (2.5 Gb/s) .....	76
Table 3.31. PCIe (5 Gb/s) .....	77
Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics .....	79
Table 3.33. Transmit .....	80
Table 3.34. Receive and Jitter Tolerance .....	80
Table 3.35. Transmit .....	80

## 2. Architecture

### 2.1. Overview

Each ECP5/ECP5-5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and rows of sysDSP™ Digital Signal Processing slices, as shown in [Figure 2.1](#) on page 13. The LFE5-85 devices have three rows of DSP slices, the LFE5-45 devices have two rows, and both LFE5-25 and LFE5-12 devices have one. In addition, the LFE5UM/LFE5UM5G devices contain SERDES Duals on the bottom of the device.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array.

The ECP5/ECP5-5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, ECP5/ECP5-5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The ECP5 devices feature up to four embedded 3.2 Gb/s SERDES channels, and the ECP5-5G devices feature up to four embedded 5 Gb/s SERDES channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of two SERDES channels, along with its Physical Coding Sublayer (PCS) block, creates a dual DCU (Dual Channel Unit). The functionality of the SERDES/PCS duals can be controlled by SRAM cell settings during device configuration or by registers that are addressable during device operation. The registers in every dual can be programmed via the SERDES Client Interface (SCI). These DCUs (up to two) are located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the ECP5/ECP5-5G devices are arranged in seven banks (eight banks for LFE5-85 devices in caBGA756 and caBGA554 packages), allowing the implementation of a wide variety of I/O standards. One of these banks (Bank 8) is shared with the programming interfaces. Half of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit pairs, and all pairs on left and right can be configured as LVDS receive pairs. The PIC logic in the left and right banks also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and LPDDR3.

The ECP5/ECP5-5G registers in PFU and sysI/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5-5G architecture provides up to four Delay-Locked Loops (DLLs) and up to four Phase-Locked Loops (PLLs). The PLL and DLL blocks are located at the corners of each device.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located at the bottom of each device, to the left of the SERDES blocks. Every device in the ECP5/ECP5-5G family supports a sysCONFIG™ ports located in that same corner, powered by Vccio8, allowing for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.

## 2.2.2. Modes of Operation

Slices 0-2 have up to four potential modes of operation: Logic, Ripple, RAM and ROM. Slice 3 is not needed for RAM mode, it can be used in Logic, Ripple, or ROM modes.

### Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note that LUT8 requires more than four slices.

### Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

### RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed in one PFU using each LUT block in Slice 0 and Slice 1 as a 16 x 2-bit memory in each slice. Slice 2 is used to provide memory address and control signals.

A 16 x 2-bit pseudo dual port RAM (PDPR) memory is created in one PFU by using one Slice as the read-write port and the other companion slice as the read-only port. The slice with the read-write port updates the SRAM data contents in both slices at the same write cycle.

ECP5/ECP5-5G devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. [Table 2.3](#) lists the number of slices required to implement different distributed RAM primitives. For more information about using RAM in ECP5/ECP5-5G devices, refer to [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#).

**Table 2.3. Number of Slices Required to Implement Distributed RAM**

	SPR 16 X 4	PDPR 16 X 4
Number of slices	3	6

**Note:** SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

### ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, refer to [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#).





Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85)

## 2.8. sysMEM Memory

ECP5/ECP5-5G devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 Kb RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and FIFO buffers (via external PFUs).

### 2.8.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in Table 2.6 on page 25. FIFOs can be implemented in sysMEM EBR blocks by implementing support logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#).



**Figure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides**


**Table 2.14. Available SERDES Duals per LFE5UM/LFE5UM5G Devices**

Package	LFE5UM/LFE5UM5G-25	LFE5UM/LFE5UM5G-45	LFE5UM/LFE5UM5G-85
285 csfBGA	1	1	1
381 caBGA	1	2	2
554 caBGA	—	2	2
756 caBGA	—	—	2

### 2.15.1. SERDES Block

A SERDES receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and Data Recovery (CDR) and de-serialize the data stream before passing the 8- or 10-bit data to the PCS logic. The SERDES transmitter channel may receive the parallel 8- or 10-bit data, serialize the data and transmit the serial bit stream through the differential drivers. Figure 2.28 shows a single-channel SERDES/PCS block. Each SERDES channel provides a recovered clock and a SERDES transmit clock to the PCS block and to the FPGA core logic.

Each transmit channel, receiver channel, and SERDES PLL shares the same power supply (VCCA). The output and input buffers of each channel have their own independent power supplies (VCCHTX and VCCHRX).



**Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block**

### 2.15.2. PCS

As shown in Figure 2.28, the PCS receives the parallel digital data from the deserializer and selects the polarity, performs word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock domain from the recovered clock to the FPGA clock via the Down Sample FIFO.

For the transmit channel, the PCS block receives the parallel data from the FPGA core, encodes it with 8b/10b, selects the polarity and passes the 8/10 bit data to the transmit SERDES channel.

The PCS also provides bypass modes that allow a direct 8-bit or 10-bit interface from the SERDES to the FPGA logic. The PCS interface to the FPGA can also be programmed to run at 1/2 speed for a 16-bit or 20-bit interface to the FPGA logic.

Some of the enhancements in LFE5UM/LFE5UM5G SERDES/PCS include:

- Higher clock/channel granularity: Dual channel architecture provides more clock resource per channel.
- Enhanced Tx de-emphasis: Programmable pre- and post-cursors improves Tx output signaling
- Bit-slip function in PCS: Improves logic needed to perform Word Alignment function

Refer to [ECP5 and ECP5-5G SERDES/PCS Usage Guide \(TN1261\)](#) for more information.

### 2.15.3. SERDES Client Interface Bus

The SERDES Client Interface (SCI) is an IP interface that allows the user to change the configuration thru this interface. This is useful when the user needs to fine-tune some settings, such as input and output buffer that need to be optimized based on the channel characteristics. It is a simple register configuration interface that allows SERDES/PCS configuration without power cycling the device.

The Diamond design tools support all modes of the PCS. Most modes are dedicated to applications associated with a specific industry standard data protocol. Other more general purpose modes allow users to define their own operation. With these tools, the user can define the mode for each dual in a design.

Popular standards such as 10 Gb Ethernet, x4 PCI Express and 4x Serial RapidIO can be implemented using IP (available through Lattice), with two duals (Four SERDES channels and PCS) and some additional logic from the core.

The LFE5UM/LFE5UM5G devices support a wide range of protocols. Within the same dual, the LFE5UM/ LFE5UM5G devices support mixed protocols with semi-independent clocking as long as the required clock frequencies are integer x1, x2, or x11 multiples of each other. [Table 2.15](#) lists the allowable combination of primary and secondary protocol combinations.

## 2.16. Flexible Dual SERDES Architecture

The LFE5UM/LFE5UM5G SERDES architecture is a dual channel-based architecture. For most SERDES settings and standards, the whole dual (consisting of two SERDES channels) is treated as a unit. This helps in silicon area savings, better utilization, higher granularity on clock/SERDES channel and overall lower cost.

However, for some specific standards, the LFE5UM/LFE5UM5G dual-channel architecture provides flexibility; more than one standard can be supported within the same dual.

[Table 2.15](#) lists the standards that can be mixed and matched within the same dual. In general, the SERDES standards whose nominal data rates are either the same or a defined subset of each other, can be supported within the same dual. The two Protocol columns of the table define the different combinations of protocols that can be implemented together within a Dual.

**Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support**

Protocol		Protocol
PCI Express 1.1	with	SGMII
PCI Express 1.1	with	Gigabit Ethernet
CPRI-3	with	CPRI-2 and CPRI-1
3G-SDI	with	HD-SDI and SD-SDI

There are some restrictions to be aware of when using spread spectrum clocking. When a dual shares a PCI Express x1 channel with a non-PCI Express channel, ensure that the reference clock for the dual is compatible with all protocols within the dual. For example, a PCI Express spread spectrum reference clock is not compatible with most Gigabit Ethernet applications because of tight CTC ppm requirements.

While the LFE5UM/LFE5UM5G architecture will allow the mixing of a PCI Express channel and a Gigabit Ethernet, or SGMII channel within the same dual, using a PCI Express spread spectrum clocking as the transmit reference clock will cause a violation of the Gigabit Ethernet, and SGMII transmit jitter specifications.

For further information on SERDES, refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261).

## 2.17. IEEE 1149.1-Compliant Boundary Scan Testability

All ECP5/ECP5-5G devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port uses VCCIO8 for power supply.

For more information, refer to [ECP5 and ECP5-5G sysCONFIG Usage Guide \(TN1260\)](#).



### 3.3. Power Supply Ramp Rates

**Table 3.3. Power Supply Ramp Rates**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{RAMP}$	Power Supply ramp rates for all supplies	0.01	—	10	V/ms

**Note:** Assumes monotonic ramp rates.

### 3.4. Power-On-Reset Voltage Levels

**Table 3.4. Power-On-Reset Voltage Levels**

Symbol	Parameter			Min	Typ	Max	Unit
$V_{PORUP}$	All Devices	Power-On-Reset ramp-up trip point (Monitoring $V_{CC}$ , $V_{CCAUX}$ , and $V_{CCIO8}$ )	$V_{CC}$	0.90	—	1.00	V
			$V_{CCAUX}$	2.00	—	2.20	V
			$V_{CCIO8}$	0.95	—	1.06	V
$V_{PORDN}$	All Devices	Power-On-Reset ramp-down trip point (Monitoring $V_{CC}$ , and $V_{CCAUX}$ )	$V_{CC}$	0.77	—	0.87	V
			$V_{CCAUX}$	1.80	—	2.00	V

**Notes:**

- These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.
- Only  $V_{CCIO8}$  has a Power-On-Reset ramp up trip point. All other  $V_{CCIOs}$  do not have Power-On-Reset ramp up detection.
- $V_{CCIO8}$  does not have a Power-On-Reset ramp down detection.  $V_{CCIO8}$  must remain within the Recommended Operating Conditions to ensure proper operation.

### 3.5. Power up Sequence

Power-On-Reset (POR) puts the ECP5/ECP5-5G device in a reset state. POR is released when  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO8}$  are ramped above the  $V_{PORUP}$  voltage, as specified above.

$V_{CCIO8}$  controls the voltage on the configuration I/O pins. If the ECP5/ECP5-5G device is using Master SPI mode to download configuration data from external SPI Flash, it is required to ramp  $V_{CCIO8}$  above  $V_{IH}$  of the external SPI Flash, before at least one of the other two supplies ( $V_{CC}$  and/or  $V_{CCAUX}$ ) is ramped to  $V_{PORUP}$  voltage level. If the system cannot meet this power up sequence requirement, and requires the  $V_{CCIO8}$  to be ramped last, then the system must keep either PROGRAMN or INITN pin LOW during power up, until  $V_{CCIO8}$  reaches  $V_{IH}$  of the external SPI Flash. This ensures the signals driven out on the configuration pins to the external SPI Flash meet the  $V_{IH}$  voltage requirement of the SPI Flash. For LFE5UM/LFE5UM5G devices, it is required to power up  $V_{CCA}$ , before  $V_{CCAUXA}$  is powered up.

### 3.6. Hot Socketing Specifications

**Table 3.5. Hot Socketing Specifications**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
IDK_HS	Input or I/O Leakage Current for Top and Bottom Banks Only	$0 \leq V_{IN} \leq V_{IH} \text{ (Max)}$	—	—	$\pm 1$	mA
IDK	Input or I/O Leakage Current for Left and Right Banks Only	$0 \leq V_{IN} < V_{CCIO}$	—	—	$\pm 1$	mA
		$V_{CCIO} \leq V_{IN} \leq V_{CCIO} + 0.5 \text{ V}$	—	18	—	mA

**Notes:**

- $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$  should rise/fall monotonically.
- $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PW}$  or  $I_{BH}$ .
- LVC MOS and LV TTL only.
- Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the  $I_{DK}$  current can exceed  $\pm 1$  mA.

**Table 3.10. ECP5-5G**

Symbol	Description	Typ	Max	Unit
<b>Standby (Power Down)</b>				
I <sub>CCA-SB</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	4	9.5	mA
I <sub>CCHRX-SB</sub> <sup>4</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	—	0.1	mA
I <sub>CCHTX-SB</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	—	0.9	mA
<b>Operating (Data Rate = 5 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	58	67	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 3.2 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	48	57	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 2.5 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	44	53	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 1.25 Gb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	36	46	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA
<b>Operating (Data Rate = 270 Mb/s)</b>				
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	30	40	mA
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	8	10	mA

**Notes:**

1. Rx Equalization enabled, Tx De-emphasis (pre-cursor and post-cursor) disabled
2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current will be higher.
3. To calculate with Tx De-emphasis enabled, use the Diamond Power Calculator tool.
4. For I<sub>CCHRX-SB</sub>, during Standby, input termination on Rx are disabled.
5. For I<sub>CCHRX-OP</sub>, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is based on current pulled down by external driver when the input is driven to LOW.

### 3.12. sysI/O Recommended Operating Conditions

**Table 3.11. sysI/O Recommended Operating Conditions**

Standard	V <sub>CCIO</sub>			V <sub>REF</sub> (V)		
	Min	Typ	Max	Min	Typ	Max
LVC MOS33 <sup>1</sup>	3.135	3.3	3.465	—	—	—
LVC MOS33D <sup>3</sup> Output	3.135	3.3	3.465	—	—	—
LVC MOS25 <sup>1</sup>	2.375	2.5	2.625	—	—	—
LVC MOS18	1.71	1.8	1.89	—	—	—
LVC MOS15	1.425	1.5	1.575	—	—	—
LVC MOS12 <sup>1</sup>	1.14	1.2	1.26	—	—	—
LVTTL33 <sup>1</sup>	3.135	3.3	3.465	—	—	—
SSTL15_I, _II <sup>2</sup>	1.43	1.5	1.57	0.68	0.75	0.9
SSTL18_I, _II <sup>2</sup>	1.71	1.8	1.89	0.833	0.9	0.969
SSTL135_I, _II <sup>2</sup>	1.28	1.35	1.42	0.6	0.675	0.75
HSUL12 <sup>2</sup>	1.14	1.2	1.26	0.588	0.6	0.612
MIPI D-PHY LP Input <sup>3, 5</sup>	1.425	1.5	1.575	—	—	—
LVDS25 <sup>1, 3</sup> Output	2.375	2.5	2.625	—	—	—
subLVDS <sup>3</sup> (Input only)	—	—	—	—	—	—
SLVS <sup>3</sup> (Input only)	—	—	—	—	—	—
LVDS25E <sup>3</sup> Output	2.375	2.5	2.625	—	—	—
MLVDS <sup>3</sup> Output	2.375	2.5	2.625	—	—	—
LVPECL33 <sup>1, 3</sup> Output	3.135	3.3	3.465	—	—	—
BLVDS25 <sup>1, 3</sup> Output	2.375	2.5	2.625	—	—	—
HSULD12D <sup>2, 3</sup>	1.14	1.2	1.26	—	—	—
SSTL135D_I, II <sup>2, 3</sup>	1.28	1.35	1.42	—	—	—
SSTL15D_I, II <sup>2, 3</sup>	1.43	1.5	1.57	—	—	—
SSTL18D_I <sup>1, 2, 3</sup> , II <sup>1, 2, 3</sup>	1.71	1.8	1.89	—	—	—

**Notes:**

1. For input voltage compatibility, refer to [ECP5 and ECP5-5G sysIO Usage Guide \(TN1262\)](#).
2. V<sub>REF</sub> is required when using Differential SSTL and HSUL to interface to DDR/LPDDR memories.
3. These differential inputs use LVDS input comparator, which uses V<sub>CCAUX</sub> power
4. All differential inputs and LVDS25 output are supported in the Left and Right banks only. Refer to [ECP5 and ECP5-5G sysIO Usage Guide \(TN1262\)](#) for details.
5. MIPI D-PHY LP input can be implemented by powering VCCIO to 1.5V, and select MIPI LP primitive to meet MIPI Alliance spec on V<sub>IH</sub> and V<sub>IL</sub>. It can also be implemented as LVC MOS12 with VCCIO at 1.2V, which would meet V<sub>IH</sub>/V<sub>IL</sub> spec on LVCOM12.

## 3.14. sysI/O Differential Electrical Characteristics

### 3.14.1. LVDS

Over recommended operating conditions.

**Table 3.13. LVDS**

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
$V_{INP}, V_{INM}$	Input Voltage	—	0	—	2.4	V
$V_{CM}$	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	—	2.35	V
$V_{THD}$	Differential Input Threshold	Difference between the two Inputs	±100	—	—	mV
$I_{IN}$	Input Current	Power On or Power Off	—	—	±10	μA
$V_{OH}$	Output High Voltage for $V_{OP}$ or $V_{OM}$	$R_T = 100\ \Omega$	—	1.38	1.60	V
$V_{OL}$	Output Low Voltage for $V_{OP}$ or $V_{OM}$	$R_T = 100\ \Omega$	0.9 V	1.03	—	V
$V_{OD}$	Output Voltage Differential	$(V_{OP} - V_{OM}), R_T = 100\ \Omega$	250	350	450	mV
$\Delta V_{OD}$	Change in $V_{OD}$ Between High and Low	—	—	—	50	mV
$V_{OS}$	Output Voltage Offset	$(V_{OP} + V_{OM})/2, R_T = 100\ \Omega$	1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in $V_{OS}$ Between H and L	—	—	—	50	mV
$I_{SAB}$	Output Short Circuit Current	$V_{OD} = 0\text{ V}$ Driver outputs shorted to each other	—	—	12	mA

**Note:** On the left and right sides of the device, this specification is valid only for  $V_{CCIO} = 2.5\text{ V}$  or  $3.3\text{ V}$ .

### 3.14.2. SSTLD

All differential SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

### 3.14.3. LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with  $3.3\text{ V}$   $V_{CCIO}$ . The default drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 12 mA or 16 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.

### 3.14.6. LVPECL33

The ECP5/ECP5-5G devices support the differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3.3 is one possible solution for point-to-point signals.




Figure 3.3. Differential LVPECL33

Over recommended operating conditions.

Table 3.16. LVPECL33 DC Conditions

Parameter	Description	Typical	Unit
V <sub>CCIO</sub>	Output Driver Supply (±5%)	3.30	V
Z <sub>OUT</sub>	Driver Impedance	10	Ω
R <sub>S</sub>	Driver Series Resistor (±1%)	93	Ω
R <sub>P</sub>	Driver Parallel Resistor (±1%)	196	Ω
R <sub>T</sub>	Receiver Termination (±1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	2.05	V
V <sub>OL</sub>	Output Low Voltage	1.25	V
V <sub>OD</sub>	Output Differential Voltage	0.80	V
V <sub>CM</sub>	Output Common Mode Voltage	1.65	V
Z <sub>BACK</sub>	Back Impedance	100.5	Ω
I <sub>DC</sub>	DC Output Current	12.11	mA

**Note:** For input buffer, see LVDS Table 3.13 on page 55.

### 3.15. Typical Building Block Function Performance

**Table 3.19. Pin-to-Pin Performance**

Function	–8 Timing	Unit
<b>Basic Functions</b>		
16-Bit Decoder	5.06	ns
32-Bit Decoder	6.08	ns
64-Bit Decoder	5.06	ns
4:1 Mux	4.45	ns
8:1 Mux	4.63	ns
16:1 Mux	4.81	ns
32:1 Mux	4.85	ns

**Notes:**

1. I/Os are configured with LVCMOS25 with  $V_{CCIO}=2.5$ , 12 mA drive.
2. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
3. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

**Table 3.20. Register-to-Register Performance**

Function	–8 Timing	Unit
<b>Basic Functions</b>		
16-Bit Decoder	441	MHz
32-Bit Decoder	441	MHz
64-Bit Decoder	332	MHz
4:1 Mux	441	MHz
8:1 Mux	441	MHz
16:1 Mux	441	MHz
32:1 Mux	441	MHz
8-Bit Adder	441	MHz
16-Bit Adder	441	MHz
64-Bit Adder	441	MHz
16-Bit Counter	384	MHz
32-Bit Counter	317	MHz
64-Bit Counter	263	MHz
64-Bit Accumulator	288	MHz
<b>Embedded Memory Functions</b>		
1024x18 True-Dual Port RAM (Write Through or Normal), with EBR Output Registers	272	MHz
1024x18 True-Dual Port RAM (Read-Before-Write), with EBR Output Registers	214	MHz
<b>Distributed Memory Functions</b>		
16 x 2 Pseudo-Dual Port or 16 x 4 Single Port RAM (One PFU)	441	MHz
16 x 4 Pseudo-Dual Port (Two PFUs)	441	MHz
<b>DSP Functions</b>		
9 x 9 Multiplier (All Registers)	225	MHz
18 x 18 Multiplier (All Registers)	225	MHz
36 x 36 Multiplier (All Registers)	225	MHz
18 x 18 Multiply-Add/Sub (All Registers)	225	MHz
18 x 18 Multiply/Accumulate (Input and Output Registers)	225	MHz

**Notes:**

1. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
2. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

## 3.16. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Diamond design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond design tool can provide logic timing numbers at a particular temperature and voltage.

## 3.24. SERDES External Reference Clock


The external reference clock selection and its interface are a critical part of system applications for this product. Table 3.29 specifies reference clock requirements, over the full range of operating conditions.

**Table 3.29. External Reference Clock Specification (refclkp/refclkn)**

Symbol	Description	Min	Typ	Max	Unit
$F_{REF}$	Frequency range	50	—	320	MHz
$F_{REF-PPM}$	Frequency tolerance <sup>1</sup>	–1000	—	1000	ppm
$V_{REF-IN-SE}$	Input swing, single-ended clock <sup>2,4</sup>	200	—	$V_{CCAUXA}$	mV, p-p
$V_{REF-IN-DIFF}$	Input swing, differential clock	200	—	$2 \cdot V_{CCAUXA}$	mV, p-p differential
$V_{REF-IN}$	Input levels	0	—	$V_{CCAUXA} + 0.4$	V
$D_{REF}$	Duty cycle <sup>3</sup>	40	—	60	%
$T_{REF-R}$	Rise time (20% to 80%)	200	500	1000	ps
$T_{REF-F}$	Fall time (80% to 20%)	200	500	1000	ps
$Z_{REF-IN-TERM-DIFF}$	Differential input termination	–30%	100/HiZ	+30%	$\Omega$
$C_{REF-IN-CAP}$	Input capacitance	—	—	7	pF


**Notes:**

- Depending on the application, the PLL\_LOL\_SET and CDR\_LOL\_SET control registers may be adjusted for other tolerance values as described in [ECP5 and ECP5-5G SERDES/PCS Usage Guide \(TN1261\)](#).
- The signal swing for a single-ended input clock must be as large as the p-p differential swing of a differential input clock to get the same gain at the input receiver. With single-ended clock, a reference voltage needs to be externally connected to CLKREFN pin, and the input voltage needs to be swung around this reference voltage.
- Measured at 50% amplitude.
- Single-ended clocking is achieved by applying a reference voltage  $V_{REF}$  on REFCLKN input, with the clock applied to REFCLKP input pin.  $V_{REF}$  should be set to mid-point of the REFCLKP voltage swing.




**Figure 3.14. SERDES External Reference Clock Waveforms**





\*The CFG pins are normally static (hardwired).

**Figure 3.20. Configuration from PROGRAMN Timing**



**Figure 3.21. Wake-Up Timing**

Signal Name	I/O	Description
<b>PLL, DLL and Clock Functions (Continued)</b>		
[L/R]DQS[group_num]	I/O	DQS input/output pads: T (top), R (right), group_num = ball number associated with DQS[T] pin.
[T/R]]DQ[group_num]	I/O	DQ input/output pads: T (top), R (right), group_num = ball number associated with DQS[T] pin.
<b>Test and Programming (Dedicated Pins)</b>		
TMS	I	Test Mode Select input, used to control the 1149.1 state machine. Pull-up is enabled during configuration. This is a dedicated input pin.
TCK	I	Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled. This is a dedicated input pin.
TDI	I	Test Data in pin. Used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). Pull-up is enabled during configuration. This is a dedicated input pin.
TDO	O	Output pin. Test Data Out pin used to shift data out of a device using 1149.1. This is a dedicated output pin.
<b>Configuration Pads (Used during sysCONFIG)</b>		
CFG[2:0]	I	Mode pins used to specify configuration mode values latched on rising edge of INITN. During configuration, a pull-up is enabled. These are dedicated pins.
INITN	I/O	Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. This is a dedicated pin.
PROGRAMN	I	Initiates configuration sequence when asserted low. This pin always has an active pull-up. This is a dedicated pin.
DONE	I/O	Open Drain pin. Indicates that the configuration sequence is complete, and the startup sequence is in progress. This is a dedicated pin.
CCLK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI, Serial, and CPU modes. Output Configuration Clock for configuring an FPGA in Master configuration modes (Master SPI, Master Serial). This is a dedicated pin.
HOLDN/DI/BUSY/CSSPIN/CEN	I/O	Parallel configuration mode busy indicator. SPI/SPI mode data output. This is a shared I/O pin. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
CSN/SN	I/O	Parallel configuration mode active-low chip select. Slave SPI chip select. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
CS1N	I	Parallel configuration mode active-low chip select. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
WRITEN	I	Write enable for parallel configuration modes. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
DOUT/CSO	O	Serial data output. Chip select output. SPI/SPI mode chip select. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
DO/MOSI/IOO	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.

### 4.3.2. LFE5U

Pin Information Summary		LFE5U-12			LFE5U-25			LFE5U-45				LFE5U-85			
Pin Type		256 caBGA	285 csfBGA	381 caBGA	256 caBGA	285 csfBGA	381 caBGA	256 caBGA	285 csfBGA	381 caBGA	554 caBGA	285 csfBGA	381 caBGA	554 caBGA	756 caBGA
General Purpose Inputs/Outputs per Bank	Bank 0	24	6	24	24	6	24	24	6	27	32	6	27	32	56
	Bank 1	32	6	32	32	6	32	32	6	33	40	6	33	40	48
	Bank 2	32	21	32	32	21	32	32	21	32	32	21	34	32	48
	Bank 3	32	28	32	32	28	32	32	28	33	48	28	33	48	64
	Bank 4	0	0	0	0	0	0	0	0	0	0	0	0	14	24
	Bank 6	32	26	32	32	26	32	32	26	33	48	26	33	48	64
	Bank 7	32	18	32	32	18	32	32	18	32	32	18	32	32	48
	Bank 8	13	13	13	13	13	13	13	13	13	13	13	13	13	13
Total Single-Ended User		197	118	197	197	118	197	197	118	203	245	118	205	259	365
VCC		6	13	20	6	13	20	6	13	20	24	13	20	24	36
VCCAUX (Core)		2	3	4	2	3	4	2	3	4	9	3	4	9	8
VCCIO	Bank 0	2	1	2	2	1	2	2	1	2	3	1	2	3	4
	Bank 1	2	1	2	2	1	2	2	1	2	3	1	2	3	4
	Bank 2	2	2	3	2	2	3	2	2	3	4	2	3	4	4
	Bank 3	2	2	3	2	2	3	2	2	3	3	2	3	3	4
	Bank 4	0	0	0	0	0	0	0	0	0	0	0	0	2	2
	Bank 6	2	2	3	2	2	3	2	2	3	4	2	3	4	4
	Bank 7	2	2	3	2	2	3	2	2	3	3	2	3	3	4
	Bank 8	1	2	2	1	2	2	1	2	2	2	2	2	2	2
TAP		4	4	4	4	4	4	4	4	4	4	4	4	4	4
Miscellaneous Dedicated		7	7	7	7	7	7	7	7	7	7	7	7	7	7
GND		27	123	99	27	123	99	27	123	99	198	123	99	198	267
NC		0	1	26	0	1	26	0	1	26	33	1	26	33	29
Reserved		0	4	6	0	4	6	0	4	6	12	4	6	12	12
Total Balls		256	285	381	256	285	381	256	285	381	554	285	381	554	756
High Speed Differential Input / Output Pairs	Bank 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank 2	16/8	10/8	16/8	16/8	10/8	16/8	16/8	10/8	16/8	16/8	16/8	10/8	17/9	16/8
	Bank 3	16/8	14/7	16/8	16/8	14/7	16/8	16/8	14/7	16/8	24/12	14/7	16/8	24/1	
	Bank 4	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank 5	16/8	13/6	16/8	16/8	13/6	16/8	16/8	13/6	16/8	24/12	13/6	16/8	24/1	
	Bank 6	16/8	8/6	16/8	16/8	8/6	16/8	16/8	8/6	16/8	16/8	8/6	16/8	16/8	
	Bank 7	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Total High Speed		64/32	45/27	64/32	64/32	45/27	64/32	64/32	45/27	64/32	80/40	45/27	65/33	80/40	112/
DQS Groups (> 11 pins in group)	Bank 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank 2	2	1	2	2	1	2	2	1	2	2	2	1	2	2
	Bank 3	2	2	2	2	2	2	2	2	2	2	3	2	2	3
	Bank 4	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank 5	2	2	2	2	2	2	2	2	2	2	3	2	2	3
	Bank 6	2	1	2	2	1	2	2	1	2	2	2	1	2	2
	Bank 7	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Total DQS Groups		8	6	8	8	6	8	8	6	8	10	6	8	10	14

## Revision History

Date	Version	Section	Change Summary
March 2018	1.9	All	Updated formatting and page referencing.
		General Description	Updated <a href="#">Table 1.1. ECP5 and ECP5-5G Family Selection Guide</a> . Added caBGA256 package in LFE5U-45.
		Architecture	Added a row for SGMII in <a href="#">Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support</a> . Updated footnote #1.
		DC and Switching Characteristics	Updated <a href="#">Table 3.2. Recommended Operating Conditions</a> .
			Added 2 rows and updated values in <a href="#">Table 3.7. DC Electrical Characteristics</a> .
			Updated <a href="#">Table 3.8. ECP5/ECP5-5G Supply Current (Standby)</a> .
			Updated <a href="#">Table 3.11. sys/O Recommended Operating Conditions</a> .
			Updated <a href="#">Table 3.12. Single-Ended DC Characteristics</a> .
			Updated <a href="#">Table 3.13. LVDS</a> .
			Updated <a href="#">Table 3.14. LVDS25E DC Conditions</a> .
			Updated <a href="#">Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed</a> .
			Updated <a href="#">Table 3.28. Receiver Total Jitter Tolerance Specification</a> .
			Updated header name of section <a href="#">3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics</a> .
			Updated header name of section <a href="#">3.29 Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics</a> .
		Pinout Information	Updated table in section <a href="#">4.3.2 LFE5U</a> .
		Ordering Information	Added table rows in <a href="#">5.2.1 Commercial</a> .
			Added table rows in <a href="#">5.2.2 Industrial</a> .
		Supplemental Information	Updated <a href="#">For Further Information</a> section.
November 2017	1.8	General Description	Updated <a href="#">Table 1.1. ECP5 and ECP5-5G Family Selection Guide</a> . Added caBGA256 package in LFE5U-12 and LFE5U-25.

(Continued)

Date	Version	Section	Change Summary
August 2014	1.2	All	Changed document status from Advance to Preliminary.
		General Description	Updated Features section.
			<ul style="list-style-type: none"> <li>Deleted Serial RapidIO protocol under Embedded SERDES.</li> <li>Corrected data rate under Pre-Engineered Source Synchronous</li> </ul>
			Changed DD3. LPDDR3 to DDR2/3, LPDDR2/3.
			Mentioned transmit de-emphasis “pre- and post-cursors”.
		Architecture	Updated Overview section.
			<ul style="list-style-type: none"> <li>Revised description of PFU blocks.</li> <li>Specified SRAM cell settings in describing the control of SERDES/PCS duals.</li> </ul>
			Updated SERDES and Physical Coding Sublayer section.
			<ul style="list-style-type: none"> <li>Changed PCI Express 2.0 to PCI Express Gen1 and Gen2.</li> <li>Deleted Serial RapidIO protocol.</li> <li>Updated Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support.</li> </ul>
			Updated On-Chip Oscillator section.
			<ul style="list-style-type: none"> <li>Deleted “130 MHz <math>\pm</math>15% CMOS” oscillator.</li> <li>Updated Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)</li> </ul>
		DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Added supply voltages $V_{CCA}$ and $V_{CCAUXA}$ .
			Updated sysI/O Recommended Operating Conditions section. Revised HSULD12D VCCIO values and removed table note.
			Updated sysI/O Single-Ended DC Electrical Characteristics section. Revised some values for SSTL15_I, SSTL15_II, SSTL135_I, SSTL15_II, and HSUL12.
			Updated External Switching Characteristics section. Changed parameters to $t_{SKEW\_PR} V_{CCA}$ and $t_{SKEW\_EDGE}$ and added LFE5-85 as device.
			Updated ECP5 Family Timing Adders section. Added SSTL135_II buffer type data. Removed LVCMOS33_20mA, LVCMOS25_20mA, LVCMOS25_16mA, LVCMOS25D_16mA, and LVCMOS18_16mA buffer types. Changed buffer type to LVCMOS12_4mA and LVCMOS12_8mA.
			Updated Maximum I/O Buffer Speed section. Revised Max values.
			Updated sysCLOCK PLL Timing section. Revised $t_{DT}$ Min and Max values. Revised $t_{OPJIT}$ Max value. Revised number of samples in table note 1.
			Updated SERDES High-Speed Data Transmitter section. Updated Table 3.24. Serial Output Timing and Levels and Table 3.25. Channel Output Jitter.