E.J. Lattice Semiconductor Corporation - <u>LFE5U-85F-8BG554C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | 21000 |
| Number of Logic Elements/Cells | 84000 |
| Total RAM Bits | 3833856 |
| Number of I/O | 259 |
| Number of Gates | - |
| Voltage - Supply | 1.045V ~ 1.155V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 554-FBGA |
| Supplier Device Package | 554-CABGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-85f-8bg554c |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2. Architecture

2.1. Overview

Each ECP5/ECP5-5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM[™] Embedded Block RAM (EBR) and rows of sysDSP[™] Digital Signal Processing slices, as shown in Figure 2.1 on page 13. The LFE5-85 devices have three rows of DSP slices, the LFE5-45 devices have two rows, and both LFE5-25 and LFE5-12 devices have one. In addition, the LFE5UM/LFE5UM5G devices contain SERDES Duals on the bottom of the device.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array.

The ECP5/ECP5-5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, ECP5/ECP5-5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The ECP5 devices feature up to four embedded 3.2 Gb/s SERDES channels, and the ECP5-5G devices feature up to four embedded 5 Gb/s SERDES channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of two SERDES channels, along with its Physical Coding Sublayer (PCS) block, creates a dual DCU (Dual Channel Unit). The functionality of the SERDES/PCS duals can be controlled by SRAM cell settings during device configuration or by registers that are addressable during device operation. The registers in every dual can be programmed via the SERDES Client Interface (SCI). These DCUs (up to two) are located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the ECP5/ECP5-5G devices are arranged in seven banks (eight banks for LFE5-85 devices in caBGA756 and caBGA554 packages), allowing the implementation of a wide variety of I/O standards. One of these banks (Bank 8) is shared with the programming interfaces. Half of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit pairs, and all pairs on left and right can be configured as LVDS receive pairs. The PIC logic in the left and right banks also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and LPDDR3.


The ECP5/ECP5-5G registers in PFU and sysl/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5-5G architecture provides up to four Delay-Locked Loops (DLLs) and up to four Phase-Locked Loops (PLLs). The PLL and DLL blocks are located at the corners of each device.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located at the bottom of each device, to the left of the SERDES blocks. Every device in the ECP5/ECP5-5G family supports a sysCONFIG[™] ports located in that same corner, powered by Vccio8, allowing for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.







2.2. **PFU Blocks**

The core of the ECP5/ECP5-5G device consists of PFU blocks. Each PFU block consists of four interconnected slices numbered 0-3, as shown in Figure 2.2. Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.

The PFU block can be used in Distributed RAM or ROM function, or used to perform Logic, Arithmetic, or ROM functions. Table 2.1 shows the functions each slice can perform in either mode.



2.3. Routing

There are many resources provided in the ECP5/ECP5-5G devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The ECP5/ECP5-5G family has an enhanced routing architecture that produces a compact design. The Diamond design software tool suites take the output of the synthesis tool and places and routes the design.

2.4. Clocking Structure

ECP5/ECP5-5G clocking structure consists of clock synthesis blocks (sysCLOCK PLL); balanced clock tree networks (PCLK and ECLK trees); and efficient clock logic modules (CLOCK DIVIDER and Dynamic Clock Select (DCS), Dynamic Clock Control (DCC) and DLL). All of these functions are described below.

2.4.1. sysCLOCK PLL

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The devices in the ECP5/ECP5-5G family support two to four full-featured General Purpose PLLs. The sysCLOCK PLLs provide the ability to synthesize clock frequencies.

The architecture of the PLL is shown in Figure 2.5. A description of the PLL functionality follows.


CLKI is the reference frequency input to the PLL and its source can come from two different external CLK inputs or from internal routing. A non-glitchless 2-to-1 input multiplexor is provided to dynamically select between two different external reference clock sources. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the PLL which can come from internal feedback path, routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLL has four clock outputs CLKOP, CLKOS, CLKOS2 and CLKOS3. Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the primary clock network. Only CLKOP and CLKOS outputs can go to the edge clock network.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the PHASESEL, PHASEDIR, PHASESTEP, and PHASELOADREG ports.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected.







- 5*5 and larger size 2D blocks Semi internal DSP Slice support
- Flexible saturation and rounding options to satisfy a diverse set of applications situations
- Flexible cascading across DSP slices
 - Minimizes fabric use for common DSP and ALU functions
 - Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only
 - Provides matching pipeline registers
 - Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains
- Flexible and Powerful Arithmetic Logic Unit (ALU) Supports:
 - Dynamically selectable ALU OPCODE
 - Ternary arithmetic (addition/subtraction of three inputs)
 - Bit-wise two-input logic operations (AND, OR, NAND, NOR, XOR and XNOR)
 - Eight flexible and programmable ALU flags that can be used for multiple pattern detection scenarios, such as, overflow, underflow and convergent rounding.
 - Flexible cascading across slices to get larger functions
- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle

For most cases, as shown in Figure 2.14, the ECP5/ECP5-5G sysDSP slice is backwards-compatible with the LatticeECP2[™] and LatticeECP3[™] sysDSP block, such that, legacy applications can be targeted to the ECP5/ECP5-5G sysDSP slice. Figure 2.14 shows the diagram of sysDSP, and Figure 2.15 shows the detailed diagram.




Figure 2.14. Simplified sysDSP Slice Block Diagram



| | PIO A | sysIO Buffer | Pad A (T) |
|------------|----------------|--------------|----------------|
| • | PIO B | sysIO Buffer | Pad B (C) |
| ↓ | PIO C | sysIO Buffer | Pad C |
| ↓ | PIO D | sysIO Buffer | Pad D |
| ↓ | PIO A | sysIO Buffer | Pad A (T) |
| ↓ | PIO B | sysIO Buffer | Pad B (C) |
| ↓ | PIO C | sysIO Buffer | Pad C |
| ↓ | PIO D | sysIO Buffer | Pad D |
| | DQSBUF | Delay | |
| ↓ | PIO A | sysIO Buffer | Pad A (T) |
| ↓ | PIO B | sysIO Buffer | Pad B (C) |
| ↓ | PIO C | sysIO Buffer | Pad C |
| ↓ | PIO D | sysIO Buffer | Pad D |
| ↓ → | PIO A | syslO Buffer | Pad A (T) |
| ↓ | PIO B | sysIO Buffer | Pad B (C) |
| | | | |
| ♦ → | PIO C | sysIO Buffer | Pad C |
| • | PIO C PIO D | sysIO Buffer | Pad C Pad D |

Figure 2.23. DQS Grouping on the Left and Right Edges

2.13.2. DLL Calibrated DQS Delay and Control Block (DQSBUF)

To support DDR memory interfaces (DDR2/3, LPDDR2/3), the DQS strobe signal from the memory must be used to capture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory device aligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This time shifted is achieved by using DQSDEL programmable delay line in the DQS Delay Block (DQS read circuit). The DQSDEL is implemented as a slave delay line and works in conjunction with a master DDRDLL.

This block also includes slave delay line to generate delayed clocks used in the write side to generate DQ and DQS with correct phases within one DQS group. There is a third delay line inside this block used to provide write leveling feature for DDR write if needed.

Each of the read and write side delays can be dynamically shifted using margin control signals that can be controlled by the core logic.

FIFO Control Block shown in Figure 2.24 generates the Read and Write Pointers for the FIFO block inside the Input Register Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.



2.15. SERDES and Physical Coding Sublayer

LFE5UM/LFE5UM5G devices feature up to 4 channels of embedded SERDES/PCS arranged in dual-channel blocks at the bottom of the devices. Each channel supports up to 3.2 Gb/s (ECP5), or up to 5 Gb/s (ECP5-5G) data rate. Figure 2.27 shows the position of the dual blocks for the LFE5-85. Table 2.13 shows the location of available SERDES Duals for all devices. The LFE5UM/LFE5UM5G SERDES/PCS supports a range of popular serial protocols, including:

- PCI Express Gen1 and Gen2 (2.5 Gb/s) on ECP5UM; Gen 1, Gen2 (2.5 Gb/s and 5 Gb/s) on ECP5-5G
- Ethernet (XAUI, GbE 1000 Base CS/SX/LX and SGMII)
- SMPTE SDI (3G-SDI, HD-SDI, SD-SDI)
- CPRI (E.6.LV: 614.4 Mb/s, E.12.LV: 1228.8 Mb/s, E.24.LV: 2457.6 Mb/s, E.30.LV: 3072 Mb/s), also E.48.LV2:4915 Mb/s in ECP5-5G
- JESD204A/B ADC and DAC converter interface: 312.5 Mb/s to 3.125 Gb/s (ECP5) / 5 Gb/s (ECP5-5G)

Each dual contains two dedicated SERDES for high speed, full duplex serial data transfer. Each dual also has a PCS block that interfaces to the SERDES channels and contains protocol specific digital logic to support the standards listed above. The PCS block also contains interface logic to the FPGA fabric. All PCS logic for dedicated protocol support can also be bypassed to allow raw 8-bit or 10-bit interfaces to the FPGA fabric.

Even though the SERDES/PCS blocks are arranged in duals, multiple baud rates can be supported within a dual with the use of dedicated, per channel /1, /2 and /11 rate dividers. Additionally, two duals can be arranged together to form x4 channel link.

ECP5UM devices and ECP5-5G devices are pin-to-pin compatible. But, the ECP5UM devices require 1.1 V on VCCA, VCCHRX and VCCHTX supplies. ECP5-5G devices require 1.2 V on these supplies. When designing either family device with migration in mind, these supplies need to be connected such that it is possible to adjust the voltage level on these supplies.

When a SERDES Dual in a 2-Dual device is not used, the power VCCA power supply for that Dual should be connected. It is advised to connect the VCCA of unused channel to core if the user knows he will not use the Dual at all, or it should be connected to a different regulated supply, if that Dual may be used in the future.

For an unused channel in a Dual, it is advised to connect the VCCHTX to VCCA, and user can leave VCCHRX unconnected.

For information on how to use the SERDES/PCS blocks to support specific protocols, as well on how to combine multiple protocols and baud rates within a device, refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261).



2.15.3. SERDES Client Interface Bus

The SERDES Client Interface (SCI) is an IP interface that allows the user to change the configuration thru this interface. This is useful when the user needs to fine-tune some settings, such as input and output buffer that need to be optimized based on the channel characteristics. It is a simple register configuration interface that allows SERDES/PCS configuration without power cycling the device.

The Diamond design tools support all modes of the PCS. Most modes are dedicated to applications associated with a specific industry standard data protocol. Other more general purpose modes allow users to define their own operation. With these tools, the user can define the mode for each dual in a design.

Popular standards such as 10 Gb Ethernet, x4 PCI Express and 4x Serial RapidIO can be implemented using IP (available through Lattice), with two duals (Four SERDES channels and PCS) and some additional logic from the core.

The LFE5UM/LFE5UM5G devices support a wide range of protocols. Within the same dual, the LFE5UM/ LFE5UM5G devices support mixed protocols with semi-independent clocking as long as the required clock frequencies are integer x1, x2, or x11 multiples of each other. Table 2.15 lists the allowable combination of primary and secondary protocol combinations.

2.16. Flexible Dual SERDES Architecture

The LFE5UM/LFE5UM5G SERDES architecture is a dual channel-based architecture. For most SERDES settings and standards, the whole dual (consisting of two SERDES channels) is treated as a unit. This helps in silicon area savings, better utilization, higher granularity on clock/SERDES channel and overall lower cost.

However, for some specific standards, the LFE5UM/LFE5UM5G dual-channel architecture provides flexibility; more than one standard can be supported within the same dual.

Table 2.15 lists the standards that can be mixed and matched within the same dual. In general, the SERDES standards whose nominal data rates are either the same or a defined subset of each other, can be supported within the same dual. The two Protocol columns of the table define the different combinations of protocols that can be implemented together within a Dual.

| Protocol | | Protocol |
|-----------------|------|-------------------|
| PCI Express 1.1 | with | SGMII |
| PCI Express 1.1 | with | Gigabit Ethernet |
| CPRI-3 | with | CPRI-2 and CPRI-1 |
| 3G-SDI | with | HD-SDI and SD-SDI |

Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support

There are some restrictions to be aware of when using spread spectrum clocking. When a dual shares a PCI Express x1 channel with a non-PCI Express channel, ensure that the reference clock for the dual is compatible with all protocols within the dual. For example, a PCI Express spread spectrum reference clock is not compatible with most Gigabit Ethernet applications because of tight CTC ppm requirements.

While the LFE5UM/LFE5UM5G architecture will allow the mixing of a PCI Express channel and a Gigabit Ethernet, or SGMII channel within the same dual, using a PCI Express spread spectrum clocking as the transmit reference clock will cause a violation of the Gigabit Ethernet, and SGMII transmit jitter specifications.

For further information on SERDES, refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261).

2.17. IEEE 1149.1-Compliant Boundary Scan Testability

All ECP5/ECP5-5G devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port uses VCCIO8 for power supply.

For more information, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260).



3.3. **Power Supply Ramp Rates**

Table 3.3. Power Supply Ramp Rates

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------|--|------|-----|-----|------|
| t _{RAMP} | Power Supply ramp rates for all supplies | 0.01 | - | 10 | V/ms |
| | | | | | |

Note: Assumes monotonic ramp rates.

Power-On-Reset Voltage Levels 3.4.

Table 3.4. Power-On-Reset Voltage Levels

| Symbol | Parameter | | | Min | Тур | Max | Unit |
|--------|--|--------------------|--------------------|------|------|------|------|
| | Vocume and Voces) | V _{cc} | 0.90 | - | 1.00 | V | |
| VPORUP | | | V _{CCAUX} | 2.00 | Ι | 2.20 | V |
| | | V _{CCIO8} | 0.95 | _ | 1.06 | V | |
| N | All Devices Power-On-Reset ramp- down trip point (Monitoring V _{CC} , and V _{CCAUX} | | V _{cc} | 0.77 | Ι | 0.87 | V |
| Vpordn | | V _{CCAUX} | 1.80 | _ | 2.00 | V | |

Notes:

These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

- Only V_{CCIO8} has a Power-On-Reset ramp up trip point. All other V_{CCIOs} do not have Power-On-Reset ramp up detection.
- V_{CCIO8} does not have a Power-On-Reset ramp down detection. V_{CCIO8} must remain within the Recommended Operating Conditions to ensure proper operation.

Power up Sequence 3.5.

Power-On-Reset (POR) puts the ECP5/ECP5-5G device in a reset state. POR is released when Vcc, VccAUX, and VccI08 are ramped above the VPORUP voltage, as specified above.

V_{CCIO8} controls the voltage on the configuration I/O pins. If the ECP5/ECP5-5G device is using Master SPI mode to download configuration data from external SPI Flash, it is required to ramp V_{CCIO8} above V_{IH} of the external SPI Flash, before at least one of the other two supplies (V_{CC} and/or V_{CCAUX}) is ramped to V_{PORUP} voltage level. If the system cannot meet this power up sequence requirement, and requires the V_{CCIO8} to be ramped last, then the system must keep either PROGRAMN or INITN pin LOW during power up, until V_{CCI08} reaches V_{IH} of the external SPI Flash. This ensures the signals driven out on the configuration pins to the external SPI Flash meet the V_{IH} voltage requirement of the SPI Flash. For LFE5UM/LFE5UM5G devices, it is required to power up V_{CCA}, before V_{CCAUXA} is powered up.

Hot Socketing Specifications 3.6.

Table 3.5. Hot Socketing Specifications

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--------|--|--|-----|-----|-----|------|
| IDK_HS | Input or I/O Leakage Current for Top and Bottom Banks Only | $0 \leq V_{IN} \leq V_{IH}$ (Max) | _ | _ | ±1 | mA |
| IDK ' | Input or I/O Leakage Current | $0 \le V_{\text{IN}} < V_{\text{CCIO}}$ | — | — | ±1 | mA |
| | for Left and Right Banks Only | $V_{CCIO} \leq V_{IN} \leq V_{CCIO} + 0.5 \ V$ | _ | 18 | _ | mA |

Notes:

V_{CC}, V_{CCAUX} and V_{CCIO} should rise/fall monotonically. 1.

I_{DK} is additive to I_{PU}, I_{PW} or I_{BH}. 2.

LVCMOS and LVTTL only. 3.

4. Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the I_{DK} current can exceed ±1 mA.



3.10. Supply Current (Standby)

Over recommended operating conditions.

Table 3.8. ECP5/ECP5-5G Supply Current (Standby)

| Symbol | Parameter | Device | Typical | Unit |
|--------------------|--------------------------------------|---|---------|------|
| | | LFE5U-12F/ LFE5U-25F/ LFE5UM-25F | 77 | mA |
| | | LFE5UM5G-25F | 77 | mA |
| | Core Dower Supply Current | LFE5U-45F/ LFE5UM-45F | 116 | mA |
| I _{CC} | Core Power Supply Current | LFE5UM5G-45F | 116 | mA |
| | | LFE5U-85F/ LFE5UM-85F | 212 | mA |
| | | LFE5UM5G-85F | 212 | mA |
| | | LFE5U-12F/ LFE5U-25F/ LFE5UM-25F/ LFE5UM5G-25F | 16 | mA |
| I _{CCAUX} | Auxiliary Power Supply Current | LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F | 17 | mA |
| | | LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F | 26 | mA |
| | | LFE5U-12F/ LFE5U-25F/ LFE5UM-25F/ LFE5UM5G-25F | 0.5 | mA |
| I _{CCIO} | Bank Power Supply Current (Per Bank) | LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F | 0.5 | mA |
| | | LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F | 0.5 | mA |
| | | LFE5UM-25F | | mA |
| | | LFE5UM5G-25F | 12 | mA |
| | SERDES Power Supply Current (Per | r Supply Current (Per LFE5UM-45F | | mA |
| I _{CCA} | Dual) | LFE5UM5G-45F | 11 | mA |
| | | LFE5UM-85F | 9.5 | mA |
| | | LFE5UM5G-85F | 11 | mA |

Notes:

- For further information on supply current, see the list of technical documentation in Supplemental Information section on page 102.
- Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.

• Frequency 0 Hz.

- Pattern represents a "blank" configuration data file.
- T_J = 85 °C, power supplies at nominal voltage.
- To determine the ECP5/ECP5-5G peak start-up current, use the Power Calculator tool in the Lattice Diamond Design Software.





3.14.7. MLVDS25

The ECP5/ECP5-5G devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3.4 is one possible solution for MLVDS standard implementation. Resistor values in the figure are industry standard values for 1% resistors.




Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling)

| Deveneter | Description | Тур | Typical | | | |
|-------------------|--------------------------------|---------|---------|------|--|--|
| Parameter | Description | Zo=50 Ω | Zo=70 Ω | Unit | | |
| V _{CCIO} | Output Driver Supply (±5%) | 2.50 | 2.50 | V | | |
| Z _{OUT} | Driver Impedance | 10.00 | 10.00 | Ω | | |
| R _s | Driver Series Resistor (±1%) | 35.00 | 35.00 | Ω | | |
| R _{TL} | Driver Parallel Resistor (±1%) | 50.00 | 70.00 | Ω | | |
| R _{TR} | Receiver Termination (±1%) | 50.00 | 70.00 | Ω | | |
| V _{он} | Output High Voltage | 1.52 | 1.60 | V | | |
| V _{OL} | Output Low Voltage | 0.98 | 0.90 | V | | |
| V _{OD} | Output Differential Voltage | 0.54 | 0.70 | V | | |
| V _{CM} | Output Common Mode Voltage | 1.25 | 1.25 | V | | |
| I _{DC} | DC Output Current | 21.74 | 20.00 | mA | | |

Table 3.17. MLVDS25 DC Conditions

Note: For input buffer, see LVDS Table 3.13 on page 55.

FPGA-DS-02012-1.9



3.15. Typical Building Block Function Performance

Table 3.19. Pin-to-Pin Performance

| Function | –8 Timing | Unit |
|-----------------|-----------|------|
| Basic Functions | | |
| 16-Bit Decoder | 5.06 | ns |
| 32-Bit Decoder | 6.08 | ns |
| 64-Bit Decoder | 5.06 | ns |
| 4:1 Mux | 4.45 | ns |
| 8:1 Mux | 4.63 | ns |
| 16:1 Mux | 4.81 | ns |
| 32:1 Mux | 4.85 | ns |

Notes:

1. I/Os are configured with LVCMOS25 with V_{CCIO}=2.5, 12 mA drive.

2. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

3. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.



3.18. External Switching Characteristics

Over recommended commercial operating conditions.

Table 3.22. ECP5/ECP5-5G External Switching Characteristics

| Devenueter | Description | Devies | - | 8 | _ | 7 | - | 6 | 11 |
|------------------------|---|----------------|-----------|-----|-------|-----|------|-----|------|
| Parameter | Description | Device | Min | Max | Min | Max | Min | Max | Unit |
| Clocks | | | | | | | | | |
| Primary Clock | | | | | | | | | |
| f _{MAX_PRI} | Frequency for Primary Clock Tree | _ | — | 370 | — | 303 | _ | 257 | MHz |
| t _{w_pri} | Clock Pulse Width for Primary Clock | _ | 0.8 | — | 0.9 | — | 1.0 | — | ns |
| t _{skew_pri} | Primary Clock Skew within a Device | - | - | 420 | _ | 462 | - | 505 | ps |
| Edge Clock | | | - | | | | | | |
| f _{MAX_EDGE} | Frequency for Edge Clock Tree | — | _ | 400 | — | 350 | _ | 312 | MHz |
| tw_edge | Clock Pulse Width for Edge Clock | _ | 1.175 | _ | 1.344 | _ | 1.50 | — | ns |
| t _{skew_edge} | Edge Clock Skew within a Bank | - | - | 160 | - | 180 | - | 200 | ps |
| Generic SDR In | put | | | | • | | | | • |
| General I/O Pin | Parameters Using Dedicated Primary (| Clock Input w | ithout PL | L | | | | | |
| t _{co} | Clock to Output - PIO Output Register | All Devices | - | 5.4 | - | 6.1 | - | 6.8 | ns |
| t _{su} | Clock to Data Setup - PIO Input Register | All Devices | 0 | _ | 0 | _ | 0 | _ | ns |
| t _H | Clock to Data Hold - PIO Input Register | All Devices | 2.7 | - | 3 | - | 3.3 | _ | ns |
| t _{su_del} | Clock to Data Setup - PIO Input Register with Data Input Delay | All Devices | 1.2 | - | 1.33 | - | 1.46 | _ | ns |
| t _{h_del} | Clock to Data Hold - PIO Input Register with Data Input Delay | All Devices | 0 | _ | 0 | _ | 0 | _ | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | All Devices | - | 400 | _ | 350 | - | 312 | MHz |
| General I/O Pin | Parameters Using Dedicated Primary (| Clock Input w | ith PLL | | | | | | |
| t _{copll} | Clock to Output - PIO Output Register | All Devices | _ | 3.5 | _ | 3.8 | _ | 4.1 | ns |
| t _{supll} | Clock to Data Setup - PIO Input Register | All Devices | 0.7 | _ | 0.78 | | 0.85 | _ | ns |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | All Devices | 0.8 | _ | 0.89 | - | 0.98 | _ | ns |
| t _{su_delpll} | Clock to Data Setup - PIO Input Register with Data Input Delay | All Devices | 1.6 | _ | 1.78 | _ | 1.95 | _ | ns |






Figure 3.6. Receiver RX.CLK.Centered Waveforms




Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms




Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.11. Receiver DDRX71_RX Waveforms




Figure 3.12. Transmitter DDRX71_TX Waveforms



3.31. sysCONFIG Port Timing Specifications

Over recommended operating conditions.

Table 3.42. ECP5/ECP5-5G sysCONFIG Port Timing Specifications

| Symbol | Parameter | | Min | Max | Unit |
|----------------------|--|-----------------------------|-----|-----|------|
| POR, Confi | guration Initialization, and Wakeup | I | 1 | 1 | 1 |
| t _{ICFG} | Time from the Application of $V_{CC, V}$ V _{CCAUX} or V _{CCI08} (whichever is the last) to the rising edge of INITN | - | _ | 33 | ms |
| t _{VMC} | Time from t_{ICFG} to the valid Master CCLK | _ | _ | 5 | us |
| t _{cz} | CCLK from Active to High-Z | - | _ | 300 | ns |
| Master CCI | LK | | | | |
| f _{MCLK} | Frequency | All selected frequencies | -20 | 20 | % |
| t _{MCLK-DC} | Duty Cycle | All selected frequencies | 40 | 60 | % |
| All Configu | ration Modes | | | | |
| t _{PRGM} | PROGRAMN LOW pulse accepted | - | 110 | _ | ns |
| t _{PRGMRJ} | PROGRAMN LOW pulse rejected | _ | _ | 50 | ns |
| t _{INITL} | INITN LOW time | _ | _ | 55 | ns |
| t _{dppint} | PROGRAMN LOW to INITN LOW | _ | _ | 70 | ns |
| t _{dppdone} | PROGRAMN LOW to DONE LOW | _ | _ | 80 | ns |
| t _{IODISS} | PROGRAMN LOW to I/O Disabled | - | _ | 150 | ns |
| Slave SPI | | · | | | |
| f _{CCLK} | CCLK input clock frequency | - | _ | 60 | MHz |
| t _{CCLKH} | CCLK input clock pulsewidth HIGH | - | 6 | _ | ns |
| t _{cclkl} | CCLK input clock pulsewidth LOW | - | 6 | _ | ns |
| t _{stsu} | CCLK setup time | _ | 1 | _ | ns |
| t _{sth} | CCLK hold time | _ | 1 | _ | ns |
| t _{sтсо} | CCLK falling edge to valid output | _ | _ | 10 | ns |
| t _{stoz} | CCLK falling edge to valid disable | _ | _ | 10 | ns |
| t _{stov} | CCLK falling edge to valid enable | _ | _ | 10 | ns |
| t _{scs} | Chip Select HIGH time | _ | 25 | _ | ns |
| t _{scss} | Chip Select setup time | _ | 3 | _ | ns |
| t _{scsн} | Chip Select hold time | _ | 3 | _ | ns |
| Master SPI | | , | , | | |
| f _{CCLK} | Max selected CCLK output frequency | _ | _ | 62 | MHz |
| t _{CCLKH} | CCLK output clock pulse width HIGH | _ | 3.5 | _ | ns |
| t _{CCLKL} | CCLK output clock pulse width LOW | _ | 3.5 | _ | ns |
| t _{sтsu} | CCLK setup time | _ | 5 | _ | ns |
| t _{sтн} | CCLK hold time | _ | 1 | _ | ns |
| t _{CSSPI} | INITN HIGH to Chip Select LOW | _ | 100 | 200 | ns |
| t _{CFGX} | INITN HIGH to first CCLK edge | - | _ | 150 | ns |
| Slave Seria | I | | | | |
| f _{cclk} | CCLK input clock frequency | _ | _ | 66 | MHz |
| t _{sscн} | CCLK input clock pulse width HIGH | _ | 5 | - | ns |
| t _{sscl} | CCLK input clock pulse width LOW | — | 5 | - | ns |
| t _{suscdi} | CCLK setup time | _ | 0.5 | _ | ns |
| t _{HSCDI} | CCLK hold time | _ | 1.5 | _ | ns |

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.







Figure 3.23. JTAG Port Timing Waveforms

3.33. Switching Test Conditions

Figure 3.24 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 3.44.



*CL Includes Test Fixture and Probe Capacitance

Figure 3.24. Output Test Load, LVTTL and LVCMOS Standards



Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R ₁ | R ₂ | CL | Timing Ref. | VT |
|--|----------------|----------------|------|---------------------------|-------------------|
| | | | | LVCMOS 3.3 = 1.5 V | — |
| | | | | LVCMOS 2.5 = $V_{CCIO}/2$ | — |
| LVTTL and other LVCMOS settings (L \geq H, H \geq L) | x | × | 0 pF | LVCMOS 1.8 = $V_{CCIO}/2$ | — |
| | | | | LVCMOS 1.5 = $V_{CCIO}/2$ | — |
| | | | | LVCMOS 1.2 = $V_{CCIO}/2$ | — |
| LVCMOS 2.5 I/O (Z ≥ H) | ∞ | 1 MΩ | 0 pF | V _{CCIO} /2 | _ |
| LVCMOS 2.5 I/O (Z ≥ L) | 1 MΩ | × | 0 pF | V _{ccio} /2 | V _{CCIO} |
| LVCMOS 2.5 I/O (H ≥ Z) | 8 | 100 | 0 pF | V _{OH} – 0.10 | _ |
| LVCMOS 2.5 I/O (L ≥ Z) | 100 | × | 0 pF | V _{OL} + 0.10 | V _{CCIO} |

Note: Output test conditions for all other interfaces are determined by the respective standards.



4. Pinout Information

4.1. Signal Descriptions

| Signal Name | I/O | Description | | | | |
|---------------------------------|-----|--|--|--|--|--|
| General Purpose | | | | | | |
| P[L/R] [Group Number]_[A/B/C/D] | | [L/R] indicates the L (Left), or R (Right) edge of the device. [Group Number] indicates the PIO [A/B/C/D] group. [A/B/C/D] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration. PIO A and B are grouped as a pair, and PIO C and D are group as a pair. Each pair supports true LVDS differential input buffer. Only PIO A and B pair supports true LVDS differential output buffer. Each A/B and C/D pair supports programmable on/off differential input termination of 100 Ω. | | | | |
| P[T/B][Group Number]_[A/B] | 1/0 | [T/B] indicates the T (top) or B (bottom) edge of the device. [Group Number] indicates the PIO [A/B] group. [A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with sysConfig pins. These pins, when not used as configuration pins, can be programmed as I/Os for user logic. During configuration, the pins not used in configuration are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration. PIOs on top and bottom do not support differential input signaling or true LVDS output signaling, but it can support emulated differential output buffer. PIO A/B forms a pair of emulated differential output buffer. | | | | |
| GSRN | 1 | Global RESET signal (active low). Any I/O pin can be GSRN. | | | | |
| NC | _ | No connect. | | | | |
| RESERVED | _ | This pin is reserved and should not be connected to anything on the board. | | | | |
| GND | _ | Ground. Dedicated pins. | | | | |
| V _{cc} | - | Power supply pins for core logic. Dedicated pins. V _{CC} = 1.1 V (ECP5), 1.2 V (ECP5UM5G) | | | | |
| V _{CCAUX} | - | Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers. $V_{CCAUX} = 2.5 V$. | | | | |
| V _{CCIOx} | _ | Dedicated power supply pins for I/O bank x. V_{CCIO8} is used for configuration and JTAG. | | | | |
| VREF1_x | _ | Reference supply pins for I/O bank x. Pre-determined shared pin in each bank are assigned as VREF1 input. When not used, they may be used as I/O pins. | | | | |
| PLL, DLL and Clock Functions | | | | | | |
| [LOC][_GPLL[T, C]_IN | I | General Purpose PLL (GPLL) input pads: [LOC] = ULC, LLC, URC and LRC, T = true and C = complement. These pins are shared I/O pins. When not configured as GPLL input pads, they can be used as general purpose I/O pins. | | | | |
| GR_PCLK[Bank][num] | I | General Routing Signals in Banks 0, 1, 2, 3, 4, 6 and 7. There are two in each bank ([num] = 0, 1). Refer to ECP5 sysClock PLL/DLL Design and Usage Guide (TN1263). These pins are shared I/O pins. When not configured as GR pins, they can be used as general purpose I/O pins. | | | | |
| PCLK[T/C][Bank]_[num] | I/O | General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0, 1, 2, 3, 6 and 7). There are two in each bank ([num] = 0, 1). These are shared I/ O pins. When not configured as PCLK pins, they can be used as general purpose I/O pins. | | | | |

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| Signal Name | I/O | Description | | | |
|--|-----------|---|--|--|--|
| Configuration Pads (Used during sysCON | FIG) (Con | tinued) | | | |
| D1/MISO/IO1 | I/O | Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an input in Master mode, and output in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as gene purpose I/O pin. | | | |
| D2/IO2 | I/O | Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin. | | | |
| D3/IO3 | I/O | Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as gener purpose I/O pin. | | | |
| D4/IO4 | I/O | Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin. | | | |
| D5/IO5 | I/O | Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin. | | | |
| D6/IO6 | I/O | Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin. | | | |
| D7/IO7 | I/O | Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin | | | |
| SERDES Function | | | | | |
| VCCAx | _ | SERDES, transmit, receive, PLL and reference clock buffer power supply for SERDES Dual x. All VCCA supply pins must always be powered to the recommended operating voltage range. If no SERDES channels are used, connect VCCA to VCC. VCCAx = 1.1 V for ECP5, VCCAx = 1.2 V for ECP5-5G. | | | |
| VCCAUXAx | _ | SERDES Aux Power Supply pin for SERDES Dual x. VCCAUXAx = 2.5 V. | | | |
| HDRX[P/N]_D[dual_num]CH[chan_num] | Ι | High-speed SERDES inputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES input pins. | | | |
| HDTX[P/N]_D[dual_num]CH[chan_num] | 0 | High-speed SERDES outputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES output pins. | | | |
| REFCLK[P/N]_D[dual_num] | Ι | SERDES Reference Clock inputs, P = Positive, N = Negative, dual_num = [0, 1]. These are dedicated SERDES input pins. | | | |
| VCCHRX_D[dual_num]CH[chan_num] | _ | SERDES High-Speed Inputs Termination Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G. | | | |
| VCCHTX_D[dual_num]CH[chan_num] | _ | SERDES High-Speed Outputs Buffer Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G. | | | |

Notes:

1. When placing switching I/Os around these critical pins that are designed to supply the device with the proper reference or supply voltage, care must be given.

2. These pins are dedicated inputs or can be used as general purpose I/O.

3. m defines the associated channel in the quad.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| Part number | Grade | Package | Pins | Temp. | LUTs (K) | SERDES |
|----------------------|-------|-----------------|------|------------|----------|--------|
| LFE5UM5G-85F-8BG381C | -8 | Lead free caBGA | 381 | Commercial | 84 | Yes |
| LFE5UM5G-85F-8BG554C | -8 | Lead free caBGA | 554 | Commercial | 84 | Yes |
| LFE5UM5G-85F-8BG756C | -8 | Lead free caBGA | 756 | Commercial | 84 | Yes |

5.2.2. Industrial

| Part number | Grade | Package | Pins | Temp. | LUTs (K) | SERDES |
|-------------------|-------|------------------|------|------------|----------|--------|
| LFE5U-12F-6BG256I | -6 | Lead free caBGA | 256 | Industrial | 12 | No |
| LFE5U-12F-7BG256I | -7 | Lead free caBGA | 256 | Industrial | 12 | No |
| LFE5U-12F-8BG256I | -8 | Lead free caBGA | 256 | Industrial | 12 | No |
| LFE5U-12F-6MG285I | -6 | Lead free csfBGA | 285 | Industrial | 12 | No |
| LFE5U-12F-7MG285I | -7 | Lead free csfBGA | 285 | Industrial | 12 | No |
| LFE5U-12F-8MG285I | -8 | Lead free csfBGA | 285 | Industrial | 12 | No |
| LFE5U-12F-6BG381I | -6 | Lead free caBGA | 381 | Industrial | 12 | No |
| LFE5U-12F-7BG381I | -7 | Lead free caBGA | 381 | Industrial | 12 | No |
| LFE5U-12F-8BG381I | -8 | Lead free caBGA | 381 | Industrial | 12 | No |
| LFE5U-25F-6BG256I | -6 | Lead free caBGA | 256 | Industrial | 24 | No |
| LFE5U-25F-7BG256I | -7 | Lead free caBGA | 256 | Industrial | 24 | No |
| LFE5U-25F-8BG256I | -8 | Lead free caBGA | 256 | Industrial | 24 | No |
| LFE5U-25F-6MG285I | -6 | Lead free csfBGA | 285 | Industrial | 24 | No |
| LFE5U-25F-7MG285I | -7 | Lead free csfBGA | 285 | Industrial | 24 | No |
| LFE5U-25F-8MG285I | -8 | Lead free csfBGA | 285 | Industrial | 24 | No |
| LFE5U-25F-6BG381I | -6 | Lead free caBGA | 381 | Industrial | 24 | No |
| LFE5U-25F-7BG381I | -7 | Lead free caBGA | 381 | Industrial | 24 | No |
| LFE5U-25F-8BG381I | -8 | Lead free caBGA | 381 | Industrial | 24 | No |
| LFE5U-45F-6BG256I | -6 | Lead free caBGA | 256 | Industrial | 44 | No |
| LFE5U-45F-7BG256I | -7 | Lead free caBGA | 256 | Industrial | 44 | No |
| LFE5U-45F-8BG256I | -8 | Lead free caBGA | 256 | Industrial | 44 | No |
| LFE5U-45F-6MG285I | -6 | Lead free csfBGA | 285 | Industrial | 44 | No |
| LFE5U-45F-7MG285I | -7 | Lead free csfBGA | 285 | Industrial | 44 | No |
| LFE5U-45F-8MG285I | -8 | Lead free csfBGA | 285 | Industrial | 44 | No |
| LFE5U-45F-6BG381I | -6 | Lead free caBGA | 381 | Industrial | 44 | No |
| LFE5U-45F-7BG381I | -7 | Lead free caBGA | 381 | Industrial | 44 | No |
| LFE5U-45F-8BG381I | -8 | Lead free caBGA | 381 | Industrial | 44 | No |
| LFE5U-45F-6BG554I | -6 | Lead free caBGA | 554 | Industrial | 44 | No |
| LFE5U-45F-7BG554I | -7 | Lead free caBGA | 554 | Industrial | 44 | No |
| LFE5U-45F-8BG554I | -8 | Lead free caBGA | 554 | Industrial | 44 | No |
| LFE5U-85F-6MG285I | -6 | Lead free csfBGA | 285 | Industrial | 84 | No |
| LFE5U-85F-7MG285I | -7 | Lead free csfBGA | 285 | Industrial | 84 | No |
| LFE5U-85F-8MG285I | -8 | Lead free csfBGA | 285 | Industrial | 84 | No |
| LFE5U-85F-6BG381I | -6 | Lead free caBGA | 381 | Industrial | 84 | No |
| LFE5U-85F-7BG381I | -7 | Lead free caBGA | 381 | Industrial | 84 | No |
| LFE5U-85F-8BG381I | -8 | Lead free caBGA | 381 | Industrial | 84 | No |
| LFE5U-85F-6BG554I | -6 | Lead free caBGA | 554 | Industrial | 84 | No |
| LFE5U-85F-7BG554I | -7 | Lead free caBGA | 554 | Industrial | 84 | No |
| LFE5U-85F-8BG554I | -8 | Lead free caBGA | 554 | Industrial | 84 | No |