



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                         |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                  |
| Number of LABs/CLBs            | 21000                                                                                                                                                                   |
| Number of Logic Elements/Cells | 84000                                                                                                                                                                   |
| Total RAM Bits                 | 3833856                                                                                                                                                                 |
| Number of I/O                  | 118                                                                                                                                                                     |
| Number of Gates                | -                                                                                                                                                                       |
| Voltage - Supply               | 1.045V ~ 1.155V                                                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                                                           |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                      |
| Package / Case                 | 285-LFBGA, CSPBGA                                                                                                                                                       |
| Supplier Device Package        | 285-CSFBGA (10x10)                                                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-85f-8mg285i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5u-85f-8mg285i</a> |

## Tables

|                                                                                             |    |
|---------------------------------------------------------------------------------------------|----|
| Table 1.1. ECP5 and ECP5-5G Family Selection Guide .....                                    | 11 |
| Table 2.1. Resources and Modes Available per Slice .....                                    | 14 |
| Table 2.2. Slice Signal Descriptions .....                                                  | 16 |
| Table 2.3. Number of Slices Required to Implement Distributed RAM .....                     | 17 |
| Table 2.4. PLL Blocks Signal Descriptions .....                                             | 19 |
| Table 2.5. DDRDLL Ports List .....                                                          | 23 |
| Table 2.6. sysMEM Block Configurations .....                                                | 25 |
| Table 2.7. Maximum Number of Elements in a Slice .....                                      | 30 |
| Table 2.8. Input Block Port Description .....                                               | 33 |
| Table 2.9. Output Block Port Description .....                                              | 34 |
| Table 2.10. Tristate Block Port Description .....                                           | 35 |
| Table 2.11. DQSBUF Port List Description .....                                              | 37 |
| Table 2.12. On-Chip Termination Options for Input Modes .....                               | 40 |
| Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support .....                                   | 42 |
| Table 2.14. Available SERDES Duals per LFE5UM/LFE5UM5G Devices .....                        | 43 |
| Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support .....                                    | 44 |
| Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal) ..... | 46 |
| Table 3.1. Absolute Maximum Ratings .....                                                   | 47 |
| Table 3.2. Recommended Operating Conditions .....                                           | 47 |
| Table 3.3. Power Supply Ramp Rates .....                                                    | 48 |
| Table 3.4. Power-On-Reset Voltage Levels .....                                              | 48 |
| Table 3.5. Hot Socketing Specifications .....                                               | 48 |
| Table 3.6. Hot Socketing Requirements .....                                                 | 49 |
| Table 3.7. DC Electrical Characteristics .....                                              | 49 |
| Table 3.8. ECP5/ECP5-5G Supply Current (Standby) .....                                      | 50 |
| Table 3.9. ECP5UM .....                                                                     | 51 |
| Table 3.10. ECP5-5G .....                                                                   | 52 |
| Table 3.11. sysI/O Recommended Operating Conditions .....                                   | 53 |
| Table 3.12. Single-Ended DC Characteristics .....                                           | 54 |
| Table 3.13. LVDS .....                                                                      | 55 |
| Table 3.14. LVDS25E DC Conditions .....                                                     | 56 |
| Table 3.15. BLVDS25 DC Conditions .....                                                     | 57 |
| Table 3.16. LVPECL33 DC Conditions .....                                                    | 58 |
| Table 3.17. MLVDS25 DC Conditions .....                                                     | 59 |
| Table 3.18. Input to SLVS .....                                                             | 60 |
| Table 3.19. Pin-to-Pin Performance .....                                                    | 61 |
| Table 3.20. Register-to-Register Performance .....                                          | 62 |
| Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed .....                                     | 63 |
| Table 3.22. ECP5/ECP5-5G External Switching Characteristics .....                           | 64 |
| Table 3.23. sysCLOCK PLL Timing .....                                                       | 71 |
| Table 3.24. Serial Output Timing and Levels .....                                           | 72 |
| Table 3.25. Channel Output Jitter .....                                                     | 72 |
| Table 3.26. SERDES/PCS Latency Breakdown .....                                              | 73 |
| Table 3.27. Serial Input Data Specifications .....                                          | 74 |
| Table 3.28. Receiver Total Jitter Tolerance Specification .....                             | 74 |
| Table 3.29. External Reference Clock Specification (refclkp/refclkn) .....                  | 75 |
| Table 3.30. PCIe (2.5 Gb/s) .....                                                           | 76 |
| Table 3.31. PCIe (5 Gb/s) .....                                                             | 77 |
| Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics .....                       | 79 |
| Table 3.33. Transmit .....                                                                  | 80 |
| Table 3.34. Receive and Jitter Tolerance .....                                              | 80 |
| Table 3.35. Transmit .....                                                                  | 80 |




Figure 2.2. PFU Diagram


2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 through Slice 2 are configured as distributed memory, and Slice 3 is used as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Table 2.1. Resources and Modes Available per Slice

| Slice   | PFU (Used in Distributed SRAM) |                    | PFU (Not used as Distributed SRAM) |                    |
|---------|--------------------------------|--------------------|------------------------------------|--------------------|
|         | Resources                      | Modes              | Resources                          | Modes              |
| Slice 0 | 2 LUT4s and 2 Registers        | RAM                | 2 LUT4s and 2 Registers            | Logic, Ripple, ROM |
| Slice 1 | 2 LUT4s and 2 Registers        | RAM                | 2 LUT4s and 2 Registers            | Logic, Ripple, ROM |
| Slice 2 | 2 LUT4s and 2 Registers        | RAM                | 2 LUT4s and 2 Registers            | Logic, Ripple, ROM |
| Slice 3 | 2 LUT4s and 2 Registers        | Logic, Ripple, ROM | 2 LUT4s and 2 Registers            | Logic, Ripple, ROM |

Figure 2.3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. Each slice has 14 input signals, 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are five outputs, four to routing and one to carry-chain (to the adjacent PFU). There are two inter slice/ PFU output signals that are used to support wider LUT functions, such as LUT6, LUT7 and LUT8. Table 2.2 and Figure 2.3 list the signals associated with all the slices. Figure 2.4 on page 16 shows the connectivity of the inter-slice/PFU signals that support LUT5, LUT6, LUT7 and LUT8.




**Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8**

**Table 2.2. Slice Signal Descriptions**

| Function | Type               | Signal Names   | Description                                                      |
|----------|--------------------|----------------|------------------------------------------------------------------|
| Input    | Data signal        | A0, B0, C0, D0 | Inputs to LUT4                                                   |
| Input    | Data signal        | A1, B1, C1, D1 | Inputs to LUT4                                                   |
| Input    | Multi-purpose      | M0             | Multipurpose Input                                               |
| Input    | Multi-purpose      | M1             | Multipurpose Input                                               |
| Input    | Control signal     | CE             | Clock Enable                                                     |
| Input    | Control signal     | LSR            | Local Set/Reset                                                  |
| Input    | Control signal     | CLK            | System Clock                                                     |
| Input    | Inter-PFU signal   | FCI            | Fast Carry-in <sup>1</sup>                                       |
| Input    | Inter-slice signal | FXA            | Intermediate signal to generate LUT6, LUT7 and LUT8 <sup>2</sup> |
| Input    | Inter-slice signal | FXB            | Intermediate signal to generate LUT6, LUT7 and LUT8 <sup>2</sup> |
| Output   | Data signals       | F0, F1         | LUT4 output register bypass signals                              |
| Output   | Data signals       | Q0, Q1         | Register outputs                                                 |
| Output   | Inter-PFU signal   | FCO            | Fast carry chain output <sup>1</sup>                             |

**Notes:**

- See [Figure 2.3](#) on page 15 for connection details.
- Requires two adjacent PFUs.



**Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking**

### 2.5.1. Primary Clocks

The ECP5/ECP5-5G device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network.

The primary clock network is divided into four clocking quadrants: Top Left (TL), Bottom Left (BL), Top Right (TR), and Bottom Right (BR). Each of these quadrants has 16 clocks that can be distributed to the fabric in the quadrant.

The Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of 16 clocks per quadrant. The user can change how the clocks are routed by specifying a preference in the Lattice Diamond software to locate the clock to specific. The ECP5/ECP5-5G device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- CLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SERDES/PCS/PCSDIV clocks
- OSC clock

These sources are routed to one of four clock switches called a Mid Mux. The outputs of the Mid MUX are routed to the center of the FPGA where another clock switch, called the Center MUX, is used to route the primary clock sources to primary clock distribution to the ECP5/ECP5-5G fabric. These routing muxes are shown in Figure 2.6. Since there is a maximum of 60 unique clock input sources to the clocking quadrants, there are potentially 64 unique clock domains that can be used in the ECP5/ECP5-5G Device. For more information about the primary clock tree and connections, refer to [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#).

#### 2.5.1.1. Dynamic Clock Control

The Dynamic Clock Control (DCC), Quadrant Clock enable/disable feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by that clock will not toggle, reducing the overall power consumption of the device. The disable function will not create glitch and increase the clock latency to the primary clock network.

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the quadrant clock network. For more information about the DCC, refer to [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#).



ECP5/ECP5-5G devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 Kb RAM with memory core, dedicated input registers and output registers with separate clock and clock enable. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and FIFO buffers (via external PFUs).

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in [Table 2.6](#) on page 25. FIFOs can be implemented in sysMEM EBR blocks by implementing support logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#).

## 2.11. PIO


The PIO contains three blocks: an input register block, output register block, and tristate register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

### 2.11.1. Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition, the input register blocks for the PIOs on the left and right edges include built-in FIFO logic to interface to DDR and LPDDR memory.


The Input register block on the right and left sides includes gearing logic and registers to implement IDDRX1 and IDDRX2 functions. With two PICs sharing the DDR register path, it can also implement IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers to shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers samples the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. The top side of the device supports IDDRX1 gearing function. For more information on gearing function, refer to [ECP5 and ECP5-5G High-Speed I/O Interface \(TN1265\)](#).

Figure 2.17 shows the input register block for the PIOs on the top edge.




**Figure 2.17. Input Register Block for PIO on Top Side of the Device**

Figure 2.18 shows the input register block for the PIOs located on the left and right edges.



\*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

**Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device**



\*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

**Figure 2.20. Output Register Block on Left and Right Sides**


**Table 2.9. Output Block Port Description**

| Name                  | Type   | Description                                                         |
|-----------------------|--------|---------------------------------------------------------------------|
| Q                     | Output | High Speed Data Output                                              |
| D                     | Input  | Data from core to output SDR register                               |
| D[1:0]/D[3:0]/ D[6:0] | Input  | Low Speed Data from device core to output DDR register              |
| RST                   | Input  | Reset to the Output Block                                           |
| SCLK                  | Input  | Slow Speed System Clock                                             |
| ECLK                  | Input  | High Speed Edge Clock                                               |
| DQSW                  | Input  | Clock from DQS control Block used to generate DDR memory DQS output |
| DQSW270               | Input  | Clock from DQS control Block used to generate DDR memory DQ output  |


## 2.12. Tristate Register Block

The tristate register block registers tristate control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output. In DDR operation used mainly for DDR memory interface can be implemented on the left and right sides of the device. Here two inputs feed the tristate registers clocked by both ECLK and SCLK.

Figure 2.21 and Figure 2.22 show the Tristate Register Block functions on the device. For detailed description of the tristate register block modes and usage, refer to [ECP5 and ECP5-5G High-Speed I/O Interface \(TN1265\)](#).



**Figure 2.21. Tristate Register Block on Top Side**



**Figure 2.24. DQS Control and Delay Block (DQSBUF)**

**Table 2.11. DQSBUF Port List Description**

| Name                         | Type   | Description                                                                                    |
|------------------------------|--------|------------------------------------------------------------------------------------------------|
| DQS                          | Input  | DDR memory DQS strobe                                                                          |
| READ[1:0]                    | Input  | Read Input from DDR Controller                                                                 |
| READCLKSEL[1:0]              | Input  | Read pulse selection                                                                           |
| SCLK                         | Input  | Slow System Clock                                                                              |
| ECLK                         | Input  | High Speed Edge Clock (same frequency as DDR memory)                                           |
| DQSDEL                       | Input  | 90° Delay Code from DDRDLL                                                                     |
| RDLOADN, RDMOVE, RDDIRECTION | Input  | Dynamic Margin Control ports for Read delay                                                    |
| WRLOADN, WRMOVE, WRDIRECTION | Input  | Dynamic Margin Control ports for Write delay                                                   |
| PAUSE                        | Input  | Used by DDR Controller to Pause write side signals during DDRDLL Code update or Write Leveling |
| DYNDELAY[7:0]                | Input  | Dynamic Write Leveling Delay Control                                                           |
| DQSR90                       | Output | 90° delay DQS used for Read                                                                    |
| DQSW270                      | Output | 90° delay clock used for DQ Write                                                              |
| DQSW                         | Output | Clock used for DQS Write                                                                       |
| RDPNTR[2:0]                  | Output | Read Pointer for IFIFO module                                                                  |
| WRPNTR[2:0]                  | Output | Write Pointer for IFIFO module                                                                 |
| DATAVALID                    | Output | Signal indicating start of valid data                                                          |
| BURSTDET                     | Output | Burst Detect indicator                                                                         |
| RDFLAG                       | Output | Read Dynamic Margin Control output to indicate max value                                       |
| WRFLAG                       | Output | Write Dynamic Margin Control output to indicate max value                                      |


**Table 2.14. Available SERDES Duals per LFE5UM/LFE5UM5G Devices**

| Package    | LFE5UM/LFE5UM5G-25 | LFE5UM/LFE5UM5G-45 | LFE5UM/LFE5UM5G-85 |
|------------|--------------------|--------------------|--------------------|
| 285 csfBGA | 1                  | 1                  | 1                  |
| 381 caBGA  | 1                  | 2                  | 2                  |
| 554 caBGA  | —                  | 2                  | 2                  |
| 756 caBGA  | —                  | —                  | 2                  |

### 2.15.1. SERDES Block

A SERDES receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and Data Recovery (CDR) and de-serialize the data stream before passing the 8- or 10-bit data to the PCS logic. The SERDES transmitter channel may receive the parallel 8- or 10-bit data, serialize the data and transmit the serial bit stream through the differential drivers. Figure 2.28 shows a single-channel SERDES/PCS block. Each SERDES channel provides a recovered clock and a SERDES transmit clock to the PCS block and to the FPGA core logic.

Each transmit channel, receiver channel, and SERDES PLL shares the same power supply (VCCA). The output and input buffers of each channel have their own independent power supplies (VCCHTX and VCCHRX).



**Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block**

### 2.15.2. PCS

As shown in Figure 2.28, the PCS receives the parallel digital data from the deserializer and selects the polarity, performs word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock domain from the recovered clock to the FPGA clock via the Down Sample FIFO.

For the transmit channel, the PCS block receives the parallel data from the FPGA core, encodes it with 8b/10b, selects the polarity and passes the 8/10 bit data to the transmit SERDES channel.

The PCS also provides bypass modes that allow a direct 8-bit or 10-bit interface from the SERDES to the FPGA logic. The PCS interface to the FPGA can also be programmed to run at 1/2 speed for a 16-bit or 20-bit interface to the FPGA logic.

Some of the enhancements in LFE5UM/LFE5UM5G SERDES/PCS include:

- Higher clock/channel granularity: Dual channel architecture provides more clock resource per channel.
- Enhanced Tx de-emphasis: Programmable pre- and post-cursors improves Tx output signaling
- Bit-slip function in PCS: Improves logic needed to perform Word Alignment function

Refer to [ECP5 and ECP5-5G SERDES/PCS Usage Guide \(TN1261\)](#) for more information.

## 3. DC and Switching Characteristics

### 3.1. Absolute Maximum Ratings

**Table 3.1. Absolute Maximum Ratings**

| Symbol                                   | Parameter                              | Min  | Max  | Unit |
|------------------------------------------|----------------------------------------|------|------|------|
| V <sub>CC</sub>                          | Supply Voltage                         | −0.5 | 1.32 | V    |
| V <sub>CCA</sub>                         | Supply Voltage                         | −0.5 | 1.32 | V    |
| V <sub>CCAUX</sub> , V <sub>CCAUXA</sub> | Supply Voltage                         | −0.5 | 2.75 | V    |
| V <sub>CCIO</sub>                        | Supply Voltage                         | −0.5 | 3.63 | V    |
| —                                        | Input or I/O Transient Voltage Applied | −0.5 | 3.63 | V    |
| V <sub>CCHRX</sub> , V <sub>CCHTX</sub>  | SERDES RX/TX Buffer Supply Voltages    | −0.5 | 1.32 | V    |
| —                                        | Voltage Applied on SERDES Pins         | −0.5 | 1.80 | V    |
| T <sub>A</sub>                           | Storage Temperature (Ambient)          | −65  | 150  | °C   |
| T <sub>J</sub>                           | Junction Temperature                   | —    | +125 | °C   |

**Notes:**

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.

### 3.2. Recommended Operating Conditions

**Table 3.2. Recommended Operating Conditions**

| Symbol                                          | Parameter                                  |         | Min   | Max   | Unit |
|-------------------------------------------------|--------------------------------------------|---------|-------|-------|------|
| V <sub>CC</sub> <sup>2</sup>                    | Core Supply Voltage                        | ECP5    | 1.045 | 1.155 | V    |
|                                                 |                                            | ECP5-5G | 1.14  | 1.26  | V    |
| V <sub>CCAUX</sub> <sup>2,4</sup>               | Auxiliary Supply Voltage                   | —       | 2.375 | 2.625 | V    |
| V <sub>CCIO</sub> <sup>2,3</sup>                | I/O Driver Supply Voltage                  | —       | 1.14  | 3.465 | V    |
| V <sub>REF</sub> <sup>1</sup>                   | Input Reference Voltage                    | —       | 0.5   | 1.0   | V    |
| t <sub>JCOM</sub>                               | Junction Temperature, Commercial Operation | —       | 0     | 85    | °C   |
| t <sub>JIND</sub>                               | Junction Temperature, Industrial Operation | —       | −40   | 100   | °C   |
| <b>SERDES External Power Supply<sup>5</sup></b> |                                            |         |       |       |      |
| V <sub>CCA</sub>                                | SERDES Analog Power Supply                 | ECP5UM  | 1.045 | 1.155 | V    |
|                                                 |                                            | ECP5-5G | 1.164 | 1.236 | V    |
| V <sub>CCAUXA</sub>                             | SERDES Auxiliary Supply Voltage            | —       | 2.374 | 2.625 | V    |
| V <sub>CCHRX</sub> <sup>6</sup>                 | SERDES Input Buffer Power Supply           | ECP5UM  | 0.30  | 1.155 | V    |
|                                                 |                                            | ECP5-5G | 0.30  | 1.26  | V    |
| V <sub>CCHTX</sub>                              | SERDES Output Buffer Power Supply          | ECP5UM  | 1.045 | 1.155 | V    |
|                                                 |                                            | ECP5-5G | 1.14  | 1.26  | V    |

**Notes:**

1. For correct operation, all supplies except V<sub>REF</sub> must be held in their valid operation range. This is true independent of feature usage.
2. All supplies with same voltage, except SERDES Power Supplies, should be connected together.
3. See recommended voltages by I/O standard in [Table 3.4](#) on page 48.
4. V<sub>CCAUX</sub> ramp rate must not exceed 30 mV/μs during power-up when transitioning between 0 V and 3 V.
5. Refer to [ECP5 and ECP5-5G SERDES/PCS Usage Guide \(TN1261\)](#) for information on board considerations for SERDES power supplies.
6. V<sub>CCHRX</sub> is used for Rx termination. It can be biased to V<sub>cm</sub> if external AC coupling is used. This voltage needs to meet all the HDin input voltage level requirements specified in the Rx section of this Data Sheet.

### 3.12. sysI/O Recommended Operating Conditions

**Table 3.11. sysI/O Recommended Operating Conditions**

| Standard                                             | V <sub>CCIO</sub> |      |       | V <sub>REF</sub> (V) |       |       |
|------------------------------------------------------|-------------------|------|-------|----------------------|-------|-------|
|                                                      | Min               | Typ  | Max   | Min                  | Typ   | Max   |
| LVC MOS33 <sup>1</sup>                               | 3.135             | 3.3  | 3.465 | —                    | —     | —     |
| LVC MOS33D <sup>3</sup> Output                       | 3.135             | 3.3  | 3.465 | —                    | —     | —     |
| LVC MOS25 <sup>1</sup>                               | 2.375             | 2.5  | 2.625 | —                    | —     | —     |
| LVC MOS18                                            | 1.71              | 1.8  | 1.89  | —                    | —     | —     |
| LVC MOS15                                            | 1.425             | 1.5  | 1.575 | —                    | —     | —     |
| LVC MOS12 <sup>1</sup>                               | 1.14              | 1.2  | 1.26  | —                    | —     | —     |
| LVTTL33 <sup>1</sup>                                 | 3.135             | 3.3  | 3.465 | —                    | —     | —     |
| SSTL15_I, _II <sup>2</sup>                           | 1.43              | 1.5  | 1.57  | 0.68                 | 0.75  | 0.9   |
| SSTL18_I, _II <sup>2</sup>                           | 1.71              | 1.8  | 1.89  | 0.833                | 0.9   | 0.969 |
| SSTL135_I, _II <sup>2</sup>                          | 1.28              | 1.35 | 1.42  | 0.6                  | 0.675 | 0.75  |
| HSUL12 <sup>2</sup>                                  | 1.14              | 1.2  | 1.26  | 0.588                | 0.6   | 0.612 |
| MIPI D-PHY LP Input <sup>3, 5</sup>                  | 1.425             | 1.5  | 1.575 | —                    | —     | —     |
| LVDS25 <sup>1, 3</sup> Output                        | 2.375             | 2.5  | 2.625 | —                    | —     | —     |
| subLVDS <sup>3</sup> (Input only)                    | —                 | —    | —     | —                    | —     | —     |
| SLVS <sup>3</sup> (Input only)                       | —                 | —    | —     | —                    | —     | —     |
| LVDS25E <sup>3</sup> Output                          | 2.375             | 2.5  | 2.625 | —                    | —     | —     |
| MLVDS <sup>3</sup> Output                            | 2.375             | 2.5  | 2.625 | —                    | —     | —     |
| LVPECL33 <sup>1, 3</sup> Output                      | 3.135             | 3.3  | 3.465 | —                    | —     | —     |
| BLVDS25 <sup>1, 3</sup> Output                       | 2.375             | 2.5  | 2.625 | —                    | —     | —     |
| HSULD12D <sup>2, 3</sup>                             | 1.14              | 1.2  | 1.26  | —                    | —     | —     |
| SSTL135D_I, II <sup>2, 3</sup>                       | 1.28              | 1.35 | 1.42  | —                    | —     | —     |
| SSTL15D_I, II <sup>2, 3</sup>                        | 1.43              | 1.5  | 1.57  | —                    | —     | —     |
| SSTL18D_I <sup>1, 2, 3</sup> , II <sup>1, 2, 3</sup> | 1.71              | 1.8  | 1.89  | —                    | —     | —     |

**Notes:**

1. For input voltage compatibility, refer to [ECP5 and ECP5-5G sysIO Usage Guide \(TN1262\)](#).
2. V<sub>REF</sub> is required when using Differential SSTL and HSUL to interface to DDR/LPDDR memories.
3. These differential inputs use LVDS input comparator, which uses V<sub>CCAUX</sub> power
4. All differential inputs and LVDS25 output are supported in the Left and Right banks only. Refer to [ECP5 and ECP5-5G sysIO Usage Guide \(TN1262\)](#) for details.
5. MIPI D-PHY LP input can be implemented by powering VCCIO to 1.5V, and select MIPI LP primitive to meet MIPI Alliance spec on V<sub>IH</sub> and V<sub>IL</sub>. It can also be implemented as LVC MOS12 with VCCIO at 1.2V, which would meet V<sub>IH</sub>/V<sub>IL</sub> spec on LVCOM12.

**Table 3.20. Register-to-Register Performance**

| Function                                                                        | –8 Timing | Unit |
|---------------------------------------------------------------------------------|-----------|------|
| <b>Basic Functions</b>                                                          |           |      |
| 16-Bit Decoder                                                                  | 441       | MHz  |
| 32-Bit Decoder                                                                  | 441       | MHz  |
| 64-Bit Decoder                                                                  | 332       | MHz  |
| 4:1 Mux                                                                         | 441       | MHz  |
| 8:1 Mux                                                                         | 441       | MHz  |
| 16:1 Mux                                                                        | 441       | MHz  |
| 32:1 Mux                                                                        | 441       | MHz  |
| 8-Bit Adder                                                                     | 441       | MHz  |
| 16-Bit Adder                                                                    | 441       | MHz  |
| 64-Bit Adder                                                                    | 441       | MHz  |
| 16-Bit Counter                                                                  | 384       | MHz  |
| 32-Bit Counter                                                                  | 317       | MHz  |
| 64-Bit Counter                                                                  | 263       | MHz  |
| 64-Bit Accumulator                                                              | 288       | MHz  |
| <b>Embedded Memory Functions</b>                                                |           |      |
| 1024x18 True-Dual Port RAM (Write Through or Normal), with EBR Output Registers | 272       | MHz  |
| 1024x18 True-Dual Port RAM (Read-Before-Write), with EBR Output Registers       | 214       | MHz  |
| <b>Distributed Memory Functions</b>                                             |           |      |
| 16 x 2 Pseudo-Dual Port or 16 x 4 Single Port RAM (One PFU)                     | 441       | MHz  |
| 16 x 4 Pseudo-Dual Port (Two PFUs)                                              | 441       | MHz  |
| <b>DSP Functions</b>                                                            |           |      |
| 9 x 9 Multiplier (All Registers)                                                | 225       | MHz  |
| 18 x 18 Multiplier (All Registers)                                              | 225       | MHz  |
| 36 x 36 Multiplier (All Registers)                                              | 225       | MHz  |
| 18 x 18 Multiply-Add/Sub (All Registers)                                        | 225       | MHz  |
| 18 x 18 Multiply/Accumulate (Input and Output Registers)                        | 225       | MHz  |

**Notes:**

1. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
2. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

## 3.16. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Diamond design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond design tool can provide logic timing numbers at a particular temperature and voltage.

### 3.26. CPRI LV2 E.48 Electrical and Timing Characteristics – Preliminary

**Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics**

| Symbol                      | Description                                                      | Test Conditions                | Min    | Typ    | Max                          | Unit     |
|-----------------------------|------------------------------------------------------------------|--------------------------------|--------|--------|------------------------------|----------|
| <b>Transmit</b>             |                                                                  |                                |        |        |                              |          |
| UI                          | Unit Interval                                                    | —                              | 203.43 | 203.45 | 203.47                       | ps       |
| T <sub>DCD</sub>            | Duty Cycle Distortion                                            | —                              | —      | —      | 0.05                         | UI       |
| J <sub>UBHPJ</sub>          | Uncorrelated Bounded High Probability Jitter                     | —                              | —      | —      | 0.15                         | UI       |
| J <sub>TOTAL</sub>          | Total Jitter                                                     | —                              | —      | —      | 0.3                          | UI       |
| Z <sub>RX-DIFF-DC</sub>     | DC differential Impedance                                        | —                              | 80     | —      | 120                          | Ω        |
| T <sub>SKEW</sub>           | Skew between differential signals                                | —                              | —      | —      | 9                            | ps       |
| R <sub>LTX-DIFF</sub>       | Tx Differential Return Loss (S22), including package and silicon | 100 MHz < freq < 3.6864 GHz    | —      | —      | –8                           | dB       |
|                             |                                                                  | 3.6864 GHz < freq < 4.9152 GHz | —      | —      | –8 + 16.6 *log (freq/3.6864) | dB       |
| R <sub>LTX-CM</sub>         | Tx Common Mode Return Loss, including package and silicon        | 100 MHz < freq < 3.6864 GHz    | 6      | —      | —                            | dB       |
| I <sub>TX-SHORT</sub>       | Transmitter short-circuit current                                | —                              | —      | —      | 100                          | mA       |
| T <sub>RISE_FALL-DIFF</sub> | Differential Rise and Fall Time                                  | —                              | —      | —      | —                            | ps       |
| L <sub>TX-SKEW</sub>        | Lane-to-lane output skew                                         | —                              | —      | —      | —                            | ps       |
| <b>Receive</b>              |                                                                  |                                |        |        |                              |          |
| UI                          | Unit Interval                                                    | —                              | 203.43 | 203.45 | 203.47                       | ps       |
| V <sub>RX-DIFF-PP</sub>     | Differential Rx peak-peak voltage                                | —                              | —      | —      | 1.2                          | V, p-p   |
| V <sub>RX-EYE_Y1_Y2</sub>   | Receiver eye opening mask, Y1 and Y2                             | —                              | 62.5   | —      | 375                          | mV, diff |
| V <sub>RX-EYE_X1</sub>      | Receiver eye opening mask, X1                                    | —                              | —      | —      | 0.3                          | UI       |
| T <sub>RX-TJ</sub>          | Receiver total jitter tolerance (not including sinusoidal)       | —                              | —      | —      | 0.6                          | UI       |
| R <sub>LRX-DIFF</sub>       | Receiver differential Return Loss, package plus silicon          | 100 MHz < freq < 3.6864 GHz    | —      | —      | –8                           | dB       |
|                             |                                                                  | 3.6864 GHz < freq < 4.9152 GHz | —      | —      | –8 + 16.6 *log (freq/3.6864) | dB       |
| R <sub>LRX-CM</sub>         | Receiver common mode Return Loss, package plus silicon           | —                              | 6      | —      | —                            | dB       |
| Z <sub>RX-DIFF-DC</sub>     | Receiver DC differential impedance                               | —                              | 80     | 100    | 120                          | Ω        |

**Note:** Data is measured with PRBS7 data pattern, not with PRBS-31 pattern.

## 3.27. XAUI/CPRI LV E.30 Electrical and Timing Characteristics

### 3.27.1. AC and DC Characteristics

Over recommended operating conditions.

**Table 3.33. Transmit**

| Symbol               | Description                      | Test Conditions | Min | Typ | Max  | Unit     |
|----------------------|----------------------------------|-----------------|-----|-----|------|----------|
| $T_{RF}$             | Differential rise/fall time      | 20% to 80%      | —   | 80  | —    | ps       |
| $Z_{TX\_DIFF\_DC}$   | Differential impedance           | —               | 80  | 100 | 120  | $\Omega$ |
| $J_{TX\_DDJ}^{2,3}$  | Output data deterministic jitter | —               | —   | —   | 0.17 | UI       |
| $J_{TX\_TJ}^{1,2,3}$ | Total output data jitter         | —               | —   | —   | 0.35 | UI       |

**Notes:**

1. Total jitter includes both deterministic jitter and random jitter.
2. Jitter values are measured with each CML output AC coupled into a 50  $\Omega$  impedance (100  $\Omega$  differential impedance).
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

Over recommended operating conditions.

**Table 3.34. Receive and Jitter Tolerance**

| Symbol               | Description                                   | Test Conditions           | Min  | Typ | Max  | Unit     |
|----------------------|-----------------------------------------------|---------------------------|------|-----|------|----------|
| $RL_{RX\_DIFF}$      | Differential return loss                      | From 100 MHz to 3.125 GHz | 10   | —   | —    | dB       |
| $RL_{RX\_CM}$        | Common mode return loss                       | From 100 MHz to 3.125 GHz | 6    | —   | —    | dB       |
| $Z_{RX\_DIFF}$       | Differential termination resistance           | —                         | 80   | 100 | 120  | $\Omega$ |
| $J_{RX\_DJ}^{1,2,3}$ | Deterministic jitter tolerance (peak-to-peak) | —                         | —    | —   | 0.37 | UI       |
| $J_{RX\_RJ}^{1,2,3}$ | Random jitter tolerance (peak-to-peak)        | —                         | —    | —   | 0.18 | UI       |
| $J_{RX\_SJ}^{1,2,3}$ | Sinusoidal jitter tolerance (peak-to-peak)    | —                         | —    | —   | 0.10 | UI       |
| $J_{RX\_TJ}^{1,2,3}$ | Total jitter tolerance (peak-to-peak)         | —                         | —    | —   | 0.65 | UI       |
| $T_{RX\_EYE}$        | Receiver eye opening                          | —                         | 0.35 | —   | —    | UI       |

**Notes:**

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.
2. Jitter values are measured with each high-speed input AC coupled into a 50  $\Omega$  impedance.
3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

## 3.28. CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics


### 3.28.1. AC and DC Characteristics

**Table 3.35. Transmit**

| Symbol               | Description                      | Test Conditions | Min | Typ | Max  | Unit     |
|----------------------|----------------------------------|-----------------|-----|-----|------|----------|
| $T_{RF}^1$           | Differential rise/fall time      | 20% to 80%      | —   | 80  | —    | ps       |
| $Z_{TX\_DIFF\_DC}$   | Differential impedance           | —               | 80  | 100 | 120  | $\Omega$ |
| $J_{TX\_DDJ}^{3,4}$  | Output data deterministic jitter | —               | —   | —   | 0.17 | UI       |
| $J_{TX\_TJ}^{2,3,4}$ | Total output data jitter         | —               | —   | —   | 0.35 | UI       |


**Notes:**

1. Rise and Fall times measured with board trace, connector and approximately 2.5 pf load.
2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
3. Jitter values are measured with each CML output AC coupled into a 50  $\Omega$  impedance (100  $\Omega$  differential impedance).
4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.




\*In Master Parallel Mode the FPGA provides CCLK (MCLK). In Slave Parallel Mode the external device provides CCLK.


**Figure 3.16. sysCONFIG Parallel Port Write Cycle**




**Figure 3.17. sysCONFIG Slave Serial Port Timing**



**Figure 3.18. Power-On-Reset (POR) Timing**




**Figure 3.19. sysCONFIG Port Timing**



\*The CFG pins are normally static (hardwired).

**Figure 3.20. Configuration from PROGRAMN Timing**



**Figure 3.21. Wake-Up Timing**

| Pin Information Summary                         |          | LFE5UM/<br>LFE5UM5G-25 |              | LFE5UM/LFE5UM5G-45 |             |              | LFE5UM/LFE5UM5G-85 |             |              |              |
|-------------------------------------------------|----------|------------------------|--------------|--------------------|-------------|--------------|--------------------|-------------|--------------|--------------|
| Pin Type                                        |          | 285<br>csfBG           | 381<br>caBGA | 285<br>csfBGA      | 381<br>caBG | 554<br>caBGA | 285<br>csfBGA      | 381<br>caBG | 554<br>caBGA | 756<br>caBGA |
| TAP                                             |          | 4                      | 4            | 4                  | 4           | 4            | 4                  | 4           | 4            | 4            |
| Miscellaneous Dedicated Pins                    |          | 7                      | 7            | 7                  | 7           | 7            | 7                  | 7           | 7            | 7            |
| GND                                             |          | 83                     | 59           | 83                 | 59          | 113          | 83                 | 59          | 113          | 166          |
| NC                                              |          | 1                      | 8            | 1                  | 2           | 33           | 1                  | 0           | 17           | 29           |
| Reserved                                        |          | 0                      | 2            | 0                  | 2           | 4            | 0                  | 2           | 4            | 4            |
| SERDES                                          |          | 14                     | 28           | 14                 | 28          | 28           | 14                 | 28          | 28           | 28           |
| VCCA (SERDES)                                   | VCCA0    | 2                      | 2            | 2                  | 2           | 6            | 2                  | 2           | 6            | 8            |
|                                                 | VCCA1    | 0                      | 2            | 0                  | 2           | 6            | 0                  | 2           | 6            | 9            |
| VCCAUX (SERDES)                                 | VCCAUXA0 | 2                      | 2            | 2                  | 2           | 2            | 2                  | 2           | 2            | 2            |
|                                                 | VCCAUXA1 | 0                      | 2            | 0                  | 2           | 2            | 0                  | 2           | 2            | 2            |
| GNDA (SERDES)                                   |          | 26                     | 26           | 26                 | 26          | 49           | 26                 | 26          | 49           | 60           |
| Total Balls                                     |          | 285                    | 381          | 285                | 381         | 554          | 285                | 381         | 554          | 756          |
| High Speed Differential Input<br>/ Output Pairs | Bank 0   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
|                                                 | Bank 1   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
|                                                 | Bank 2   | 10/8                   | 16/8         | 10/8               | 16/8        | 16/8         | 10/8               | 17/9        | 16/8         | 24/12        |
|                                                 | Bank 3   | 14/7                   | 16/8         | 14/7               | 16/8        | 24/12        | 14/7               | 16/8        | 24/12        | 32/16        |
|                                                 | Bank 4   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
|                                                 | Bank 6   | 13/6                   | 16/8         | 13/6               | 16/8        | 24/12        | 13/6               | 16/8        | 24/12        | 32/16        |
|                                                 | Bank 7   | 8/6                    | 16/8         | 8/6                | 16/8        | 16/8         | 8/6                | 16/8        | 16/8         | 24/12        |
|                                                 | Bank 8   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
| Total High Speed Differential I/O Pairs         |          | 45/2                   | 64/32        | 45/27              | 64/3        | 80/40        | 45/27              | 65/3        | 80/40        | 112/5        |
| DQS Groups<br>(> 11 pins in group)              | Bank 0   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
|                                                 | Bank 1   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
|                                                 | Bank 2   | 1                      | 2            | 1                  | 2           | 2            | 1                  | 2           | 2            | 3            |
|                                                 | Bank 3   | 2                      | 2            | 2                  | 2           | 3            | 2                  | 2           | 3            | 4            |
|                                                 | Bank 4   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
|                                                 | Bank 6   | 2                      | 2            | 2                  | 2           | 3            | 2                  | 2           | 3            | 4            |
|                                                 | Bank 7   | 1                      | 2            | 1                  | 2           | 2            | 1                  | 2           | 2            | 3            |
|                                                 | Bank 8   | 0                      | 0            | 0                  | 0           | 0            | 0                  | 0           | 0            | 0            |
| Total DQS Groups                                |          | 6                      | 8            | 6                  | 8           | 10           | 6                  | 8           | 10           | 14           |

## Supplemental Information

### For Further Information

A variety of technical notes for the ECP5/ECP5-5G family are available.

- [High-Speed PCB Design Considerations \(TN1033\)](#)
- [Transmission of High-Speed Serial Signals Over Common Cable Media \(TN1066\)](#)
- [PCB Layout Recommendations for BGA Packages \(TN1074\)](#)
- [Minimizing System Interruption During Configuration Using TransFR Technology \(TN1087\)](#)
- [Electrical Recommendations for Lattice SERDES \(FPGA-TN-02077\)](#)
- [LatticeECP3, ECP-5 and ECP5-5G Soft Error Detection \(SED\)/Correction \(SEC\) Usage Guide \(TN1184\)](#)
- [Using TraceID \(TN1207\)](#)
- [Sub-LVDS Signaling Using Lattice Devices \(TN1210\)](#)
- [Advanced Security Encryption Key Programming Guide for ECP5, ECP5-5G, LatticeECP3, and LatticeECP2/MS Devices \(TN1215\)](#)
- [LatticeECP3, LatticeECP2/M, ECP5 and ECP5-5G Dual Boot and Multiple Boot Feature \(TN1216\)](#)
- [ECP5 and ECP5-5G sysCONFIG Usage Guide \(TN1260\)](#)
- [ECP5 and ECP5-5G SERDES/PCS Usage Guide \(TN1261\)](#)
- [ECP5 and ECP5-5G sysIO Usage Guide \(TN1262\)](#)
- [ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide \(TN1263\)](#)
- [ECP5 and ECP5-5G Memory Usage Guide \(TN1264\)](#)
- [ECP5 and ECP5-5G High-Speed I/O Interface \(TN1265\)](#)
- [Power Consumption and Management for ECP5 and ECP5-5G Devices \(TN1266\)](#)
- [ECP5 and ECP5-5G sysDSP Usage Guide \(TN1267\)](#)
- [ECP5 and ECP5-5G Hardware Checklist \(FPGA-TN-02038\)](#)
- [Solder Reflow Guide for Surface Mount Devices \(FPGA-TN-02041\)](#)
- [ECP5 and ECP5-5G PCI Express Soft IP Ease of Use Guidelines \(FPGA-TN-02045\)](#)
- [Programming External SPI Flash through JTAG for ECP5/ECP5-5G \(FPGA-TN-02050\)](#)
- [Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10 \(AN6095\)](#)

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTTL, LVCMOS, SSTL): [www.jedec.org](http://www.jedec.org)
- PCI: [www.pcisig.com](http://www.pcisig.com)



7<sup>th</sup> Floor, 111 SW 5<sup>th</sup> Avenue  
Portland, OR 97204, USA  
T 503.268.8000  
[www.latticesemi.com](http://www.latticesemi.com)