



Welcome to [E-XFL.COM](#)

## Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### **Details**

Product Status	Active
Number of LABs/CLBs	6000
Number of Logic Elements/Cells	24000
Total RAM Bits	1032192
Number of I/O	118
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	285-LFBGA, CSPBGA
Supplier Device Package	285-CSFBGA (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-25f-6mg285i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-25f-6mg285i</a>

<b>Absolute Maximum Ratings .....</b>	47
3.2. Recommended Operating Conditions .....	47
3.3. Power Supply Ramp Rates.....	48
3.4. Power-On-Reset Voltage Levels .....	48
3.5. Power up Sequence.....	48
3.6. Hot Socketing Specifications .....	48
Hot Socketing Requirements.....	49
3.8. ESD Performance.....	49
3.9. DC Electrical Characteristics .....	49
3.10. Supply Current (Standby) .....	50
3.11. SERDES Power Supply Requirements <sup>1,2,3</sup> .....	51
sysl/O Recommended Operating Conditions .....	53
3.13. sysl/O Single-Ended DC Electrical Characteristics .....	54
3.14. sysl/O Differential Electrical Characteristics .....	55
3.14.1. LVDS.....	55
3.14.2. SSTLD .....	55
3.14.3. LVCMS3D.....	55
3.14.4. LVDS25E.....	56
3.14.5. BLVDS25.....	57
3.14.6. LVPECL33 .....	58
3.14.7. MLVDS25 .....	59
3.14.8. SLVS .....	60
3.15. Typical Building Block Function Performance .....	61
<b>Derating Timing Tables.....</b>	62
3.17. Maximum I/O Buffer Speed .....	63
3.18. External Switching Characteristics .....	64
3.19. sysCLOCK PLL Timing .....	71
3.20. SERDES High-Speed Data Transmitter.....	72
<b>SERDES/PCS Block Latency .....</b>	73
3.22. SERDES High-Speed Data Receiver .....	74
3.23. Input Data Jitter Tolerance.....	74
3.24. SERDES External Reference Clock.....	75
3.25. PCI Express Electrical and Timing Characteristics.....	76
3.25.1. PCIe (2.5 Gb/s) AC and DC Characteristics.....	76
3.25.2. PCIe (5 Gb/s) – Preliminary AC and DC Characteristics .....	77
3.26. CPRI LV2 E.48 Electrical and Timing Characteristics – Preliminary.....	79
3.27. XAUI/CPRI LV E.30 Electrical and Timing Characteristics .....	80
3.27.1. AC and DC Characteristics .....	80
3.28. CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics .....	80
3.28.1. AC and DC Characteristics .....	80
3.29. Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics .....	81
3.29.1. AC and DC Characteristics .....	81
3.30. SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics .....	82
3.30.1. AC and DC Characteristics .....	82
<b>sysCONFIG Port Timing Specifications .....</b>	83
3.32. JTAG Port Timing Specifications .....	88
3.33. Switching Test Conditions .....	89
4. Pinout Information .....	91
4.1. Signal Descriptions .....	91
<b>PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin .....</b>	94
4.3. Pin Information Summary .....	94
4.3.1. LFE5UM/LFE5UM5G .....	94
4.3.2. LFE5U .....	96
5. Ordering Information.....	97

## Figures

Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level) .....	13
Figure 2.2. PFU Diagram .....	14
Figure 2.3. Slice Diagram .....	15
Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8 .....	16
Figure 2.5. General Purpose PLL Diagram .....	18
Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking .....	20
Figure 2.7. DCS Waveforms .....	21
Figure 2.8. Edge Clock Sources per Bank .....	22
Figure 2.9. ECP5/ECP5-5G Clock Divider Sources .....	22
Figure 2.10. DDRDLL Functional Diagram .....	23
Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85) .....	24
Figure 2.12. Memory Core Reset .....	26
Figure 2.13. Comparison of General DSP and ECP5/ECP5-5G Approaches .....	27
Figure 2.14. Simplified sysDSP Slice Block Diagram .....	28
Figure 2.15. Detailed sysDSP Slice Diagram .....	29
Figure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides .....	31
Figure 2.17. Input Register Block for PIO on Top Side of the Device .....	32
Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device .....	32
Figure 2.19. Output Register Block on Top Side .....	33
Figure 2.20. Output Register Block on Left and Right Sides .....	34
Figure 2.21. Tristate Register Block on Top Side .....	34
Figure 2.22. Tristate Register Block on Left and Right Sides .....	35
Figure 2.23. DQS Grouping on the Left and Right Edges .....	36
Figure 2.24. DQS Control and Delay Block (DQSBUF) .....	37
Figure 2.25. ECP5/ECP5-5G Device Family Banks .....	38
Figure 2.26. On-Chip Termination .....	40
Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85) .....	42
Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block .....	43
Figure 3.1. LVDS25E Output Termination Example .....	56
Figure 3.2. BLVDS25 Multi-point Output Example .....	57
Figure 3.3. Differential LVPECL33 .....	58
Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling) .....	59
Figure 3.5. SLVS Interface .....	60
Figure 3.6. Receiver RX.CLK.Centered Waveforms .....	68
Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms .....	68
Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms .....	68
Figure 3.9. Transmit TX.CLK.Aligned Waveforms .....	69
Figure 3.10. DDRX71 Video Timing Waveforms .....	69
Figure 3.11. Receiver DDRX71_RX Waveforms .....	70
Figure 3.12. Transmitter DDRX71_TX Waveforms .....	70
Figure 3.13. Transmitter and Receiver Latency Block Diagram .....	73
Figure 3.14. SERDES External Reference Clock Waveforms .....	75
Figure 3.15. sysCONFIG Parallel Port Read Cycle .....	84
Figure 3.16. sysCONFIG Parallel Port Write Cycle .....	85
Figure 3.17. sysCONFIG Slave Serial Port Timing .....	85
Figure 3.18. Power-On-Reset (POR) Timing .....	86
Figure 3.19. sysCONFIG Port Timing .....	86
Figure 3.20. Configuration from PROGRAMN Timing .....	87
Figure 3.21. Wake-Up Timing .....	87
Figure 3.22. Master SPI Configuration Waveforms .....	88
Figure 3.23. JTAG Port Timing Waveforms .....	89
Figure 3.24. Output Test Load, LVTTI and LVCMS Standards .....	89

## 2. Architecture

### 2.1. Overview

Each ECP5/ECP5-5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and rows of sysDSP™ Digital Signal Processing slices, as shown in [Figure 2.1](#) on page 13. The LFE5-85 devices have three rows of DSP slices, the LFE5-45 devices have two rows, and both LFE5-25 and LFE5-12 devices have one. In addition, the LFE5UM/LFE5UM5G devices contain SERDES Duals on the bottom of the device.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array.

The ECP5/ECP5-5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, ECP5/ECP5-5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The ECP5 devices feature up to four embedded 3.2 Gb/s SERDES channels, and the ECP5-5G devices feature up to four embedded 5 Gb/s SERDES channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of two SERDES channels, along with its Physical Coding Sublayer (PCS) block, creates a dual DCU (Dual Channel Unit). The functionality of the SERDES/PCS duals can be controlled by SRAM cell settings during device configuration or by registers that are addressable during device operation. The registers in every dual can be programmed via the SERDES Client Interface (SCI). These DCUs (up to two) are located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the ECP5/ECP5-5G devices are arranged in seven banks (eight banks for LFE5-85 devices in caBGA756 and caBGA554 packages), allowing the implementation of a wide variety of I/O standards. One of these banks (Bank 8) is shared with the programming interfaces. Half of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit pairs, and all pairs on left and right can be configured as LVDS receive pairs. The PIC logic in the left and right banks also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and LPDDR3.

The ECP5/ECP5-5G registers in PFU and sysI/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5-5G architecture provides up to four Delay-Locked Loops (DLLs) and up to four Phase-Locked Loops (PLLs). The PLL and DLL blocks are located at the corners of each device.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located at the bottom of each device, to the left of the SERDES blocks. Every device in the ECP5/ECP5-5G family supports a sysCONFIG™ ports located in that same corner, powered by Vccio8, allowing for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.


**Table 2.14. Available SERDES Duals per LFE5UM/LFE5UM5G Devices**

Package	LFE5UM/LFE5UM5G-25	LFE5UM/LFE5UM5G-45	LFE5UM/LFE5UM5G-85
285 csfBGA	1	1	1
381 caBGA	1	2	2
554 caBGA	—	2	2
756 caBGA	—	—	2

### 2.15.1. SERDES Block

A SERDES receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and Data Recovery (CDR) and de-serialize the data stream before passing the 8- or 10-bit data to the PCS logic. The SERDES transmitter channel may receive the parallel 8- or 10-bit data, serialize the data and transmit the serial bit stream through the differential drivers. [Figure 2.28](#) shows a single-channel SERDES/PCS block. Each SERDES channel provides a recovered clock and a SERDES transmit clock to the PCS block and to the FPGA core logic.

Each transmit channel, receiver channel, and SERDES PLL shares the same power supply (VCCA). The output and input buffers of each channel have their own independent power supplies (VCCHTX and VCCHRX).


**Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block**

### 2.15.2. PCS

As shown in [Figure 2.28](#), the PCS receives the parallel digital data from the deserializer and selects the polarity, performs word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock domain from the recovered clock to the FPGA clock via the Down Sample FIFO.

For the transmit channel, the PCS block receives the parallel data from the FPGA core, encodes it with 8b/10b, selects the polarity and passes the 8/10 bit data to the transmit SERDES channel.

The PCS also provides bypass modes that allow a direct 8-bit or 10-bit interface from the SERDES to the FPGA logic. The PCS interface to the FPGA can also be programmed to run at 1/2 speed for a 16-bit or 20-bit interface to the FPGA logic.

Some of the enhancements in LFE5UM/LFE5UM5G SERDES/PCS include:

- Higher clock/channel granularity: Dual channel architecture provides more clock resource per channel.
- Enhanced Tx de-emphasis: Programmable pre- and post-cursors improves Tx output signaling
- Bit-slip function in PCS: Improves logic needed to perform Word Alignment function

Refer to [ECP5 and ECP5-5G SERDES/PCS Usage Guide \(TN1261\)](#) for more information.

### 2.15.3. SERDES Client Interface Bus

The SERDES Client Interface (SCI) is an IP interface that allows the user to change the configuration thru this interface. This is useful when the user needs to fine-tune some settings, such as input and output buffer that need to be optimized based on the channel characteristics. It is a simple register configuration interface that allows SERDES/PCS configuration without power cycling the device.

The Diamond design tools support all modes of the PCS. Most modes are dedicated to applications associated with a specific industry standard data protocol. Other more general purpose modes allow users to define their own operation. With these tools, the user can define the mode for each dual in a design.

Popular standards such as 10 Gb Ethernet, x4 PCI Express and 4x Serial RapidIO can be implemented using IP (available through Lattice), with two duals (Four SERDES channels and PCS) and some additional logic from the core.

The LFE5UM/LFE5UM5G devices support a wide range of protocols. Within the same dual, the LFE5UM/ LFE5UM5G devices support mixed protocols with semi-independent clocking as long as the required clock frequencies are integer  $x1$ ,  $x2$ , or  $x11$  multiples of each other. [Table 2.15](#) lists the allowable combination of primary and secondary protocol combinations.

## 2.16. Flexible Dual SERDES Architecture

The LFE5UM/LFE5UM5G SERDES architecture is a dual channel-based architecture. For most SERDES settings and standards, the whole dual (consisting of two SERDES channels) is treated as a unit. This helps in silicon area savings, better utilization, higher granularity on clock/SERDES channel and overall lower cost.

However, for some specific standards, the LFE5UM/LFE5UM5G dual-channel architecture provides flexibility; more than one standard can be supported within the same dual.

[Table 2.15](#) lists the standards that can be mixed and matched within the same dual. In general, the SERDES standards whose nominal data rates are either the same or a defined subset of each other, can be supported within the same dual. The two Protocol columns of the table define the different combinations of protocols that can be implemented together within a Dual.

**Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support**

Protocol		Protocol
PCI Express 1.1	with	SGMII
PCI Express 1.1	with	Gigabit Ethernet
CPRI-3	with	CPRI-2 and CPRI-1
3G-SDI	with	HD-SDI and SD-SDI

There are some restrictions to be aware of when using spread spectrum clocking. When a dual shares a PCI Express x1 channel with a non-PCI Express channel, ensure that the reference clock for the dual is compatible with all protocols within the dual. For example, a PCI Express spread spectrum reference clock is not compatible with most Gigabit Ethernet applications because of tight CTC ppm requirements.

While the LFE5UM/LFE5UM5G architecture will allow the mixing of a PCI Express channel and a Gigabit Ethernet, or SGMII channel within the same dual, using a PCI Express spread spectrum clocking as the transmit reference clock will cause a violation of the Gigabit Ethernet, and SGMII transmit jitter specifications.

For further information on SERDES, refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide ([TN1261](#)).

## 2.17. IEEE 1149.1-Compliant Boundary Scan Testability

All ECP5/ECP5-5G devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port uses VCCIO8 for power supply.

For more information, refer to [ECP5 and ECP5-5G sysCONFIG Usage Guide \(TN1260\)](#).

### 3.3. Power Supply Ramp Rates

**Table 3.3. Power Supply Ramp Rates**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{RAMP}$	Power Supply ramp rates for all supplies	0.01	—	10	V/ms

**Note:** Assumes monotonic ramp rates.

### 3.4. Power-On-Reset Voltage Levels

**Table 3.4. Power-On-Reset Voltage Levels**

Symbol	Parameter	Min	Typ	Max	Unit
$V_{PORUP}$	All Devices	$V_{CC}$	0.90	—	V
		$V_{CCAUX}$	2.00	—	V
		$V_{CCIO8}$	0.95	—	V
$V_{PORDN}$	All Devices	$V_{CC}$	0.77	—	V
		$V_{CCAUX}$	1.80	—	V

**Notes:**

- These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.
- Only  $V_{CCIO8}$  has a Power-On-Reset ramp up trip point. All other  $V_{CCIOs}$  do not have Power-On-Reset ramp up detection.
- $V_{CCIO8}$  does not have a Power-On-Reset ramp down detection.  $V_{CCIO8}$  must remain within the Recommended Operating Conditions to ensure proper operation.

### 3.5. Power up Sequence

Power-On-Reset (POR) puts the ECP5/ECP5-5G device in a reset state. POR is released when  $V_{CC}$ ,  $V_{CCAUX}$ , and  $V_{CCIO8}$  are ramped above the  $V_{PORUP}$  voltage, as specified above.

$V_{CCIO8}$  controls the voltage on the configuration I/O pins. If the ECP5/ECP5-5G device is using Master SPI mode to download configuration data from external SPI Flash, it is required to ramp  $V_{CCIO8}$  above  $V_{IH}$  of the external SPI Flash, before at least one of the other two supplies ( $V_{CC}$  and/or  $V_{CCAUX}$ ) is ramped to  $V_{PORUP}$  voltage level. If the system cannot meet this power up sequence requirement, and requires the  $V_{CCIO8}$  to be ramped last, then the system must keep either PROGRAMN or INITN pin LOW during power up, until  $V_{CCIO8}$  reaches  $V_{IH}$  of the external SPI Flash. This ensures the signals driven out on the configuration pins to the external SPI Flash meet the  $V_{IH}$  voltage requirement of the SPI Flash. For LFE5UM/LFE5UM5G devices, it is required to power up  $V_{CCA}$ , before  $V_{CCAUXA}$  is powered up.

### 3.6. Hot Socketing Specifications

**Table 3.5. Hot Socketing Specifications**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
IDK_HS	Input or I/O Leakage Current for Top and Bottom Banks Only	$0 \leq V_{IN} \leq V_{IH}$ (Max)	—	—	$\pm 1$	mA
IDK	Input or I/O Leakage Current for Left and Right Banks Only	$0 \leq V_{IN} < V_{CCIO}$	—	—	$\pm 1$	mA
		$V_{CCIO} \leq V_{IN} \leq V_{CCIO} + 0.5$ V	—	18	—	mA

**Notes:**

1.  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$  should rise/fall monotonically.
2.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PW}$  or  $I_{BH}$ .
3. LVCMOS and LVTTL only.
4. Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the  $I_{DK}$  current can exceed  $\pm 1$  mA.

## Supply Current (Standby)

Over recommended operating conditions.

**Table 3.8. ECP5/ECP5-5G Supply Current (Standby)**

Symbol	Parameter	Device	Typical	Unit
$I_{CC}$	Core Power Supply Current	LFE5U-12F/ LFE5U-25F/ LFE5UM-25F	77	mA
		LFE5UM5G-25F	77	mA
		LFE5U-45F/ LFE5UM-45F	116	mA
		LFE5UM5G-45F	116	mA
		LFE5U-85F/ LFE5UM-85F	212	mA
		LFE5UM5G-85F	212	mA
$I_{CCAUX}$	Auxiliary Power Supply Current	LFE5U-12F/ LFE5U-25F/ LFE5UM-25F/ LFE5UM5G-25F	16	mA
		LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F	17	mA
		LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F	26	mA
$I_{CCIO}$	Bank Power Supply Current (Per Bank)	LFE5U-12F/ LFE5U-25F/ LFE5UM-25F/ LFE5UM5G-25F	0.5	mA
		LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F	0.5	mA
		LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F	0.5	mA
$I_{CCA}$	SERDES Power Supply Current (Per Dual)	LFE5UM-25F	11	mA
		LFE5UM5G-25F	12	mA
		LFE5UM-45F	9.5	mA
		LFE5UM5G-45F	11	mA
		LFE5UM-85F	9.5	mA
		LFE5UM5G-85F	11	mA

**Notes:**

- For further information on supply current, see the list of technical documentation in [Supplemental Information](#) section on page 102.
- Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the  $V_{CCIO}$  or GND.
- Frequency 0 Hz.
- Pattern represents a “blank” configuration data file.
- $T_J = 85^\circ\text{C}$ , power supplies at nominal voltage.
- To determine the ECP5/ECP5-5G peak start-up current, use the Power Calculator tool in the Lattice Diamond Design Software.

## sysI/O Single-Ended DC Electrical Characteristics

**Table 3.12. Single-Ended DC Characteristics**

Input/Output Standard	V <sub>IL</sub> Min (V)	V <sub>IL</sub> Max (V)	V <sub>IH</sub> Min (V)	V <sub>IH</sub> Max (V)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min (V)	I <sub>OL</sub> <sup>1</sup> (mA)	I <sub>OH</sub> <sup>1</sup> (mA)
LVCMOS33	-0.3	0.8	2.0	3.465	0.4	V <sub>CCIO</sub> - 0.4	16, 12, 8, 4	-16, -12, -8, -4
LVCMOS25	-0.3	0.7	1.7	3.465	0.4	V <sub>CCIO</sub> - 0.4	12, 8, 4	-12, -8, -4
LVCMOS18	-0.3	0.35 V <sub>CCIO</sub>	0.65 V <sub>CCIO</sub>	3.465	0.4	V <sub>CCIO</sub> - 0.4	12, 8, 4	-12, -8, -4
LVCMOS15	-0.3	0.35 V <sub>CCIO</sub>	0.65 V <sub>CCIO</sub>	3.465	0.4	V <sub>CCIO</sub> - 0.4	8, 4	-8, -4
LVCMOS12	-0.3	0.35 V <sub>CCIO</sub>	0.65 V <sub>CCIO</sub>	3.465	0.4	V <sub>CCIO</sub> - 0.4	8, 4	-8, -4
LVTTL33	-0.3	0.8	2.0	3.465	0.4	V <sub>CCIO</sub> - 0.4	16, 12, 8, 4	-16, -12, -8, -4
SSTL18_I (DDR2 Memory)	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	3.465	0.4	V <sub>CCIO</sub> - 0.4	6.7	-6.7
SSTL18_II	-0.3	V <sub>REF</sub> -	V <sub>REF</sub> + 0.125	3.465	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL15_I (DDR3 Memory)	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	3.465	0.31	V <sub>CCIO</sub> - 0.31	7.5	-7.5
SSTL15_II (DDR3 Memory)	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	3.465	0.31	V <sub>CCIO</sub> - 0.31	8.8	-8.8
SSTL135_I (DDR3L Memory)	-0.3	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	3.465	0.27	V <sub>CCIO</sub> - 0.27	7	-7
SSTL135_II (DDR3L Memory)	-0.3	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	3.465	0.27	V <sub>CCIO</sub> - 0.27	8	-8
MIPI D-PHY (LP) <sup>3</sup>	-0.3	0.55	0.88	3.465	—	—	—	—
HSUL12 (LPDDR2/3 Memory)	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	3.465	0.3	V <sub>CCIO</sub> - 0.3	4	-4

**Notes:**

- For electromigration, the average DC current drawn by the I/O pads within a bank of I/Os shall not exceed 10 mA per I/O (All I/Os used in the same V<sub>CCIO</sub>).
- Not all IO types are supported in all banks. Refer to [ECP5 and ECP5-5G sysIO Usage Guide \(TN1262\)](#) for details.
- MIPI D-PHY LP input can be implemented by powering V<sub>CCIO</sub> to 1.5V, and select MIPI LP primitive to meet MIPI Alliance spec on V<sub>IH</sub> and V<sub>IL</sub>. It can also be implemented as LVCMOS12 with V<sub>CCIO</sub> at 1.2V, which would meet V<sub>IH</sub>/V<sub>IL</sub> spec on LVCOM12.

### 3.15. Typical Building Block Function Performance

**Table 3.19. Pin-to-Pin Performance**

Function	-8 Timing	Unit
<b>Basic Functions</b>		
16-Bit Decoder	5.06	ns
32-Bit Decoder	6.08	ns
64-Bit Decoder	5.06	ns
4:1 Mux	4.45	ns
8:1 Mux	4.63	ns
16:1 Mux	4.81	ns
32:1 Mux	4.85	ns

**Notes:**

1. I/Os are configured with LVC MOS25 with  $V_{COO}=2.5$ , 12 mA drive.
2. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
3. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

## Maximum I/O Buffer Speed

Over recommended operating conditions.

**Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed**

Buffer	Description	Max	Unit
<b>Maximum Input Frequency</b>			
LVDS25	LVDS, $V_{CCIO} = 2.5$ V	400	MHz
MLVDS25	MLVDS, Emulated, $V_{CCIO} = 2.5$ V	400	MHz
BLVDS25	BLVDS, Emulated, $V_{CCIO} = 2.5$ V	400	MHz
MIPI D-PHY (HS Mode)	MIPI Video	400	MHz
SLVS	SLVS similar to MIPI	400	MHz
Mini LVDS	Mini LVDS	400	MHz
LVPECL33	LVPECL, Emulated, $V_{CCIO} = 3.3$ V	400	MHz
SSTL18 (all supported classes)	SSTL_18 class I, II, $V_{CCIO} = 1.8$ V	400	MHz
SSTL15 (all supported classes)	SSTL_15 class I, II, $V_{CCIO} = 1.5$ V	400	MHz
SSTL135 (all supported classes)	SSTL_135 class I, II, $V_{CCIO} = 1.35$ V	400	MHz
HSUL12 (all supported classes)	HSUL_12 class I, II, $V_{CCIO} = 1.2$ V	400	MHz
LVTTL33	LVTTL, $V_{CCIO} = 3.3$ V	200	MHz
LVCMOS33	LVCMOS, $V_{CCIO} = 3.3$ V	200	MHz
LVCMOS25	LVCMOS, $V_{CCIO} = 2.5$ V	200	MHz
LVCMOS18	LVCMOS, $V_{CCIO} = 1.8$ V	200	MHz
LVCMOS15	LVCMOS 1.5, $V_{CCIO} = 1.5$ V	200	MHz
LVCMOS12	LVCMOS 1.2, $V_{CCIO} = 1.2$ V	200	MHz
<b>Maximum Output Frequency</b>			
LVDS25E	LVDS, Emulated, $V_{CCIO} = 2.5$ V	150	MHz
LVDS25	LVDS, $V_{CCIO} = 2.5$ V	400	MHz
MLVDS25	MLVDS, Emulated, $V_{CCIO} = 2.5$ V	150	MHz
BLVDS25	BLVDS, Emulated, $V_{CCIO} = 2.5$ V	150	MHz
LVPECL33	LVPECL, Emulated, $V_{CCIO} = 3.3$ V	150	MHz
SSTL18 (all supported classes)	SSTL_18 class I, II, $V_{CCIO} = 1.8$ V	400	MHz
SSTL15 (all supported classes)	SSTL_15 class I, II, $V_{CCIO} = 1.5$ V	400	MHz
SSTL135 (all supported classes)	SSTL_135 class I, II, $V_{CCIO} = 1.35$ V	400	MHz
HSUL12 (all supported classes)	HSUL12 class I, II, $V_{CCIO} = 1.2$ V	400	MHz
LVTTL33	LVTTL, $V_{CCIO} = 3.3$ V	150	MHz
LVCMOS33 (For all drives)	LVCMOS, 3.3 V	150	MHz
LVCMOS25 (For all drives)	LVCMOS, 2.5 V	150	MHz
LVCMOS18 (For all drives)	LVCMOS, 1.8 V	150	MHz
LVCMOS15 (For all drives)	LVCMOS, 1.5 V	150	MHz
LVCMOS12 (For all drives)	LVCMOS, 1.2 V	150	MHz

**Notes:**

1. These maximum speeds are characterized but not tested on every device.
2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.
3. LVCMOS timing is measured with the load specified in Switching Test Conditions, Table 3.44 on page 90.
4. All speeds are measured at fast slew.
5. Actual system operation may vary depending on user logic implementation.
6. Maximum data rate equals 2 times the clock rate when utilizing DDR.

### 3.18. External Switching Characteristics

Over recommended commercial operating conditions.

**Table 3.22. ECP5/ECP5-5G External Switching Characteristics**

Parameter	Description	Device	-8		-7		-6		Unit			
			Min	Max	Min	Max	Min	Max				
<b>Clocks</b>												
<b>Primary Clock</b>												
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	—	—	370	—	303	—	257	MHz			
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	—	0.8	—	0.9	—	1.0	—	ns			
t <sub>SKEW_PRI</sub>	Primary Clock Skew within a Device	—	—	420	—	462	—	505	ps			
<b>Edge Clock</b>												
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock Tree	—	—	400	—	350	—	312	MHz			
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	—	1.175	—	1.344	—	1.50	—	ns			
t <sub>SKEW_EDGE</sub>	Edge Clock Skew within a Bank	—	—	160	—	180	—	200	ps			
<b>Generic SDR Input</b>												
<b>General I/O Pin Parameters Using Dedicated Primary Clock Input without PLL</b>												
t <sub>CO</sub>	Clock to Output - PIO Output Register	All Devices	—	5.4	—	6.1	—	6.8	ns			
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	All Devices	0	—	0	—	0	—	ns			
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	All Devices	2.7	—	3	—	3.3	—	ns			
t <sub>SU_DEL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	All Devices	1.2	—	1.33	—	1.46	—	ns			
t <sub>H_DEL</sub>	Clock to Data Hold - PIO Input Register with Data Input Delay	All Devices	0	—	0	—	0	—	ns			
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All Devices	—	400	—	350	—	312	MHz			
<b>General I/O Pin Parameters Using Dedicated Primary Clock Input with PLL</b>												
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	All Devices	—	3.5	—	3.8	—	4.1	ns			
t <sub>SUPPLL</sub>	Clock to Data Setup - PIO Input Register	All Devices	0.7	—	0.78	—	0.85	—	ns			
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	All Devices	0.8	—	0.89	—	0.98	—	ns			
t <sub>SU_DELPLL</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	All Devices	1.6	—	1.78	—	1.95	—	ns			

**Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)**

Parameter	Description	Device	-8		-7		-6		Unit			
			Min	Max	Min	Max	Min	Max				
<b>Generic DDR Output</b>												
<b>Generic DDRX1 Outputs With Clock and Data Centered at Pin (GDDRX1_TX.SCLK.Centered) Using PCLK Clock Input - Figure 3.6</b>												
$t_{DVB\_GDDRX1\_centered}$	Data Output Valid before CLK Output	All Devices	-0.67	—	-0.67	—	-0.67	—	ns + 1/2 UI			
$t_{DVA\_GDDRX1\_centered}$	Data Output Valid after CLK Output	All Devices	-0.67	—	-0.67	—	-0.67	—	ns + 1/2 UI			
$f_{DATA\_GDDRX1\_centered}$	GDDRX1 Data Rate	All Devices	—	500	—	500	—	500	Mb/s			
$f_{MAX\_GDDRX1\_centered}$	GDDRX1 CLK Frequency (SCLK)	All Devices	—	250	—	250	—	250	MHz			
<b>Generic DDRX1 Outputs With Clock and Data Aligned at Pin (GDDRX1_TX.SCLK.Aligned) Using PCLK Clock Input - Figure 3.9</b>												
$t_{DIB\_GDDRX1\_aligned}$	Data Output Invalid before CLK Output	All Devices	-0.3	—	-0.3	—	-0.3	—	ns			
$t_{DIA\_GDDRX1\_aligned}$	Data Output Invalid after CLK Output	All Devices	—	0.3	—	0.3	—	0.3	ns			
$f_{DATA\_GDDRX1\_aligned}$	GDDRX1 Data Rate	All Devices	—	500	—	500	—	500	Mb/s			
$f_{MAX\_GDDRX1\_aligned}$	GDDRX1 CLK Frequency (SCLK)	All Devices	—	250	—	250	—	250	MHz			
<b>Generic DDRX2 Outputs With Clock and Data Centered at Pin (GDDRX2_TX.ECLK.Centered) Using PCLK Clock Input, Left and Right sides Only - Figure 3.8</b>												
$t_{DVB\_GDDRX2\_centered}$	Data Output Valid Before CLK Output	All Devices	— 0.442	—	-0.56	—	— 0.676	—	ns + 1/2 UI			
$t_{DVA\_GDDRX2\_centered}$	Data Output Valid After CLK Output	All Devices	—	0.442	—	0.56	—	0.676	ns + 1/2 UI			
$f_{DATA\_GDDRX2\_centered}$	GDDRX2 Data Rate	All Devices	—	800	—	700	—	624	Mb/s			
$f_{MAX\_GDDRX2\_centered}$	GDDRX2 CLK Frequency (ECLK)	All Devices	—	400	—	350	—	312	MHz			
<b>Generic DDRX2 Outputs With Clock and Data Aligned at Pin (GDDRX2_TX.ECLK.Aligned) Using PCLK Clock Input, Left and Right sides Only - Figure 3.9</b>												
$t_{DIB\_GDDRX2\_aligned}$	Data Output Invalid before CLK Output	All Devices	-0.16	—	-0.18	—	-0.2	—	ns			
$t_{DIA\_GDDRX2\_aligned}$	Data Output Invalid after CLK Output	All Devices	—	0.16	—	0.18	—	0.2	ns			
$f_{DATA\_GDDRX2\_aligned}$	GDDRX2 Data Rate	All Devices	—	800	—	700	—	624	Mb/s			
$f_{MAX\_GDDRX2\_aligned}$	GDDRX2 CLK Frequency (ECLK)	All Devices	—	400	—	350	—	312	MHz			
<b>Video DDRX71 Outputs With Clock and Data Aligned at Pin (GDDRX71_TX.ECLK) Using PLL Clock Input, Left and Right sides Only - Figure 3.12</b>												
$t_{DIB\_LVDS71\_i}$	Data Output Invalid before CLK Output	All Devices	-0.16	—	-0.18	—	-0.2	—	ns + (i) * UI			
$t_{DIA\_LVDS71\_i}$	Data Output Invalid after CLK Output	All Devices	—	0.16	—	0.18	—	0.2	ns + (i) * UI			
$f_{DATA\_LVDS71}$	DDR71 Data Rate	All Devices	—	756	—	620	—	525	Mb/s			
$f_{MAX\_LVDS71}$	DDR71 CLK Frequency (ECLK)	All Devices	—	378	—	310	—	262.5	MHz			
<b>Memory Interface</b>												
<b>DDR2/DDR3/DDR3L/LPDDR2/LPDDR3 READ (DQ Input Data are Aligned to DQS)</b>												
$t_{DVBDQ\_DDR2}$ $t_{DVBDQ\_DDR3}$ $t_{DVBDQ\_DDR3L}$ $t_{DVBDQ\_LPDDR2}$ $t_{DVBDQ\_LPDDR3}$	Data Output Valid before DQS Input	All Devices	—	-0.26	—	— 0.317	—	— 0.374	ns + 1/2 UI			
$t_{DVADQ\_DDR2}$ $t_{DVADQ\_DDR3}$ $t_{DVADQ\_DDR3L}$ $t_{DVADQ\_LPDDR2}$ $t_{DVADQ\_LPDDR3}$	Data Output Valid after DQS Input	All Devices	0.26	—	0.317	—	0.374	—	ns + 1/2 UI			

**Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)**

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at [www.latticesemi.com/legal](http://www.latticesemi.com/legal).

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.




Figure 3.6. Receiver RX.CLK.Centered Waveforms




Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms






Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms



\*The CFG pins are normally static (hardwired).

**Figure 3.20. Configuration from PROGRAMN Timing**




**Figure 3.21. Wake-Up Timing**

Pin Information Summary		LFE5UM/ LFE5UM5G-25		LFE5UM/LFE5UM5G-45			LFE5UM/LFE5UM5G-85			
Pin Type		285 csfBGA	381 caBGA	285 csfBGA	381 caBGA	554 caBGA	285 csfBGA	381 caBGA	554 caBGA	756 caBGA
TAP		4	4	4	4	4	4	4	4	4
Miscellaneous Dedicated Pins		7	7	7	7	7	7	7	7	7
GND		83	59	83	59	113	83	59	113	166
NC		1	8	1	2	33	1	0	17	29
Reserved		0	2	0	2	4	0	2	4	4
SERDES		14	28	14	28	28	14	28	28	28
VCCA (SERDES)	VCCA0	2	2	2	2	6	2	2	6	8
	VCCA1	0	2	0	2	6	0	2	6	9
VCCAUX (SERDES)	VCCAUXA0	2	2	2	2	2	2	2	2	2
	VCCAUXA1	0	2	0	2	2	0	2	2	2
GNDA (SERDES)		26	26	26	26	49	26	26	49	60
Total Balls		285	381	285	381	554	285	381	554	756
High Speed Differential Input / Output Pairs	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	10/8	16/8	10/8	16/8	16/8	10/8	17/9	16/8	24/12
	Bank 3	14/7	16/8	14/7	16/8	24/12	14/7	16/8	24/12	32/16
	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 6	13/6	16/8	13/6	16/8	24/12	13/6	16/8	24/12	32/16
	Bank 7	8/6	16/8	8/6	16/8	16/8	8/6	16/8	16/8	24/12
	Bank 8	0	0	0	0	0	0	0	0	0
Total High Speed Differential I/O Pairs		45/2	64/32	45/27	64/3	80/40	45/27	65/3	80/40	112/5
DQS Groups (> 11 pins in group)	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	1	2	1	2	2	1	2	2	3
	Bank 3	2	2	2	2	3	2	2	3	4
	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 6	2	2	2	2	3	2	2	3	4
	Bank 7	1	2	1	2	2	1	2	2	3
	Bank 8	0	0	0	0	0	0	0	0	0
Total DQS Groups		6	8	6	8	10	6	8	10	14

## Ordering Information

### 5.1. ECP5/ECP5-5G Part Number Description



## Revision History

Date	Version	Section	Change Summary
March 2018	1.9	All	Updated formatting and page referencing.
		General Description	Updated <a href="#">Table 1.1. ECP5 and ECP5-5G Family Selection Guide</a> . Added caBGA256 package in LFE5U-45.
		Architecture	Added a row for SGMII in <a href="#">Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support</a> . Updated footnote #1.
		DC and Switching Characteristics	Updated <a href="#">Table 3.2. Recommended Operating Conditions</a> .
			Added 2 rows and updated values in <a href="#">Table 3.7. DC Electrical Characteristics</a> .
			Updated <a href="#">Table 3.8. ECP5/ECP5-5G Supply Current (Standby)</a> .
			Updated <a href="#">Table 3.11. sysl/O Recommended Operating Conditions</a> .
			Updated <a href="#">Table 3.12. Single-Ended DC Characteristics</a> .
			Updated <a href="#">Table 3.13. LVDS</a> .
			Updated <a href="#">Table 3.14. LVDS25E DC Conditions</a> .
			Updated <a href="#">Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed</a> .
			Updated <a href="#">Table 3.28. Receiver Total Jitter Tolerance Specification</a> .
			Updated header name of section <a href="#">3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics</a> .
			Updated header name of section <a href="#">3.29 Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics</a>
		Pinout Information	Updated table in section <a href="#">4.3.2 LFE5U</a> .
		Ordering Information	Added table rows in <a href="#">5.2.1 Commercial</a> .
			Added table rows in <a href="#">5.2.2 Industrial</a> .
		Supplemental Information	Updated <a href="#">For Further Information</a> section.
November 2017	1.8	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-12 and LFE5U-25.

(Continued)

Date	Version	Section	Change Summary
April 2017	1.7	All	Changed document number from DS1044 to FPGA-DS-02012.
		General Description	Updated Features section. Changed “1.1 V core power supply” to “1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G”.
		Architecture	Updated Overview section. Change “The ECP5/ECP5-5G devices use 1.1 V as their core voltage” to “The ECP5 devices use 1.1V, ECP5UM5G devices use 1.2V as their core voltage”
		DC and Switching Characteristics	Updated Table 3.2. Recommended Operating Conditions Added ECP5-5G on VCC to be 1.2V +/- 5% Added ECP5-5G on VCCA to be 1.2V +/- 3% Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby) Changed “Core Power Supply Current” for ICC on LFE5UM5G devices Changed “SERDES Power Supply Current (Per Dual)” for ICCA on LFE5UM5G devices Updated Table 3.20. Register-to-Register Performance. Remove “(DDR/SDR)” from DSP Function Changed DSP functions to 225 MHz
		Pinout Information	Update Section 4.1 Signal Description. Revised Vcc Description to “Power supply pins for core logic. Dedicated pins. VCC = 1.1 V (ECP5), 1.2 V (ECP5UM5G)”
February 2016	1.6	All	Changed document status from Preliminary to Final.
		General Description	Updated Features section. Changed “24K to 84K LUTs” to “12K to 84K LUTs”. Added LFE5U-12 column to Table 1.1. ECP5 and ECP5-5G Family Selection Guide.
		DC and Switching Characteristics	Updated Power up Sequence section. Identified typical ICC current for specific devices in Table 3.8. ECP5/ECP5-5G Supply Current (Standby). Updated values in Table 3.9. ECP5. Updated values in Table 3.10. ECP5-5G. Added values to -8 Timing column of Table 3.19. Pin-to-Pin Performance. Added values to -8 Timing column of Table 3.20. Register-to-Register Performance. Changed LFE5-45 to All Devices in Table 3.22. ECP5/ECP5-5G External Switching Characteristics. Added table notes to Table 3.31. PCIe (5 Gb/s). Added table note to Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics.
		Pinout Information	Added LFE5U-12 column to the table in LFE5U section.
		Ordering Information	Updated LFE5U in ECP5/ECP5-5G Part Number Description section: added 12 F = 12K LUTs to Logic Capacity. Added LFE5U-12F information to Ordering Part Numbers section.

*(Continued)*

Date	Version	Section	Change Summary
August 2014	1.2	DC and Switching Characteristics	SERDES High-Speed Data Receiver section. Updated Table 3.26. Serial Input Data Specifications, Table 3.28. Receiver Total Jitter Tolerance Specification, and Table 3.29. External Reference Clock Specification (refclkp/refclkn).
			Modified section heading to XXAUI/CPRI LV E.30 Electrical and Timing Characteristics. Updated Table 3.33 Transmit and Table 3.34. Receive and Jitter Tolerance.
			Modified section heading to CPRI LV E.24 Electrical and Timing Characteristics. Updated Table 3.35. Transmit and Table 3.36. Receive and Jitter Tolerance.
			Modified section heading to Gigabit Ethernet/SGMII/CPRI LV E.12 Electrical and Timing Characteristics. Updated Table 3.37. Transmit and Table 3.38. Receive and Jitter Tolerance.
June 2014	1.1	Ordering Information	Updated ECP5/ECP5-5G Part Number Description and Ordering Part Numbers sections.
March 2014	1.0	All	Initial release.



7<sup>th</sup> Floor, 111 SW 5<sup>th</sup> Avenue  
Portland, OR 97204, USA  
T 503.268.8000  
[www.latticesemi.com](http://www.latticesemi.com)