E. Lattice Semiconductor Corporation - LFE5UM-25F-7MG285I Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	6000
Number of Logic Elements/Cells	24000
Total RAM Bits	1032192
Number of I/O	118
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	285-LFBGA, CSPBGA
Supplier Device Package	285-CSFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-25f-7mg285i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

Acronyms in This Document	
1. General Description	10
1.1. Features	10
2. Architecture	12
2.1. Overview	12
2.2. PFU Blocks	13
2.2.1. Slice	14
2.2.2. Modes of Operation	17
2.3. Routing	
2.4. Clocking Structure	
2.4.1. sysCLOCK PLL	
2.5. Clock Distribution Network	19
2.5.1. Primary Clocks	20
2.5.2. Edge Clock	21
2.6. Clock Dividers	
2.7. DDRDLL	
2.8. sysMEM Memory	
2.8.1. sysMEM Memory Block	
2.8.2. Bus Size Matching	
2.8.3. RAM Initialization and ROM Operation	
2.8.4. Memory Cascading	
2.8.5. Single, Dual and Pseudo-Dual Port Modes	
2.8.6. Memory Core Reset	
2.9. sysDSP [™] Slice	
2.9.1. sysDSP Slice Approach Compared to General DSP	
2.9.2. sysDSP Slice Architecture Features	
2.10. Programmable I/O Cells	
2.11. PIO	
2.11. Input Register Block	
2.11.2. Output Register Block	
2.12. Tristate Register Block	
2.12. DDR Memory Support	
2.13. DQS Grouping for DDR Memory	
2.13.2. DLL Calibrated DQS Delay and Control Block (DQSBUF)	
2.14. sysl/O Buffer	
2.14. sysi/O Buffer Banks	
2.14.1. Syst/O Burlet Balliss	
2.14.2. Typical syst/O f/O Benavior during Power-up	
2.14.3. Supported syst/O Standards	
2.14.4. On-Chip Programmable Termination	
2.14.5. For socketing	
2.15. SERDES and Physical County Sublayer	
2.15.3. SERDES Client Interface Bus	
2.16. Flexible Dual SERDES Architecture	
2.17. IEEE 1149.1-Compliant Boundary Scan Testability	
2.18. Device Configuration	
2.18.1. Enhanced Configuration Options	
2.18.2. Single Event Upset (SEU) Support	
2.18.3. On-Chip Oscillator	
2.19. Density Shifting	
3. DC and Switching Characteristics	47

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



5.1. ECP5/ECP5-5G Part Number Description	97
5.2. Ordering Part Numbers	
5.2.1. Commercial	
5.2.2. Industrial	
Supplemental Information	
For Further Information	
Revision History	



Table 3.36. Receive and Jitter Tolerance	
Table 3.37. Transmit	
Table 3.38. Receive and Jitter Tolerance	
Table 3.39. Transmit	82
Table 3.40. Receive	82
Table 3.41. Reference Clock	82
Table 3.42. ECP5/ECP5-5G sysCONFIG Port Timing Specifications	83
Table 3.43. JTAG Port Timing Specifications	
Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces	



1. General Description

The ECP5/ECP5-5G family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology making the devices suitable for high-volume, highspeed, and low-cost applications.

The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user I/Os. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards.

The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ ECP5-5G devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS.

The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements increase the performance of the SERDES to up to 5 Gb/s data rate.

The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for users to port designs from ECP5UM to ECP5-5G devices to get higher performance. The Lattice Diamond[™] design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

1.1. Features

- Higher Logic Density for Increased System Integration
 - 12K to 84K LUTs
 - 197 to 365 user programmable I/Os
- Embedded SERDES
 - 270 Mb/s, up to 3.2 Gb/s, SERDES interface (ECP5)
 - 270 Mb/s, up to 5.0 Gb/s, SERDES interface (ECP5-5G)
 - Supports eDP in RDR (1.62 Gb/s) and HDR (2.7 Gb/s)
 - Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI
- sysDSP™
 - Fully cascadable slice architecture
 - 12 to 160 slices for high performance multiply and accumulate
 - Powerful 54-bit ALU operations
 - Time Division Multiplexing MAC Sharing
 - Rounding and truncation
 - Each slice supports
 - Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers
 - Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations
- Flexible Memory Resources
 - Up to 3.744 Mb sysMEM[™] Embedded Block RAM (EBR)
 - 194K to 669K bits distributed RAM
- sysCLOCK Analog PLLs and DLLs






Figure 2.2. PFU Diagram

2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 through Slice 2 are configured as distributed memory, and Slice 3 is used as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

PFU (Used in Distributed SRAM)		PFU (Not used as I	Distributed SRAM)				
Silce	Resources	Resources Modes		Resources Modes Resources		Modes	
Slice 0	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM			
Slice 1	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM			
Slice 2	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM			
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM			

Table 2.1. Resources and Modes Available per Slice

Figure 2.3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.

Each slice has 14 input signals, 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are five outputs, four to routing and one to carry-chain (to the adjacent PFU). There are two inter slice/ PFU output signals that are used to support wider LUT functions, such as LUT6, LUT7 and LUT8. Table 2.2 and Figure 2.3 list the signals associated with all the slices. Figure 2.4 on page 16 shows the connectivity of the inter-slice/PFU signals that support LUT5, LUT6, LUT7 and LUT8.






Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT	7, and LUT8
---	-------------

Table	2.2.	Slice	Signal	Descriptions
-------	------	-------	--------	--------------

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCI	Fast Carry-in ¹
Input	Inter-slice signal	FXA	Intermediate signal to generate LUT6, LUT7 and LUT8 ²
Input	Inter-slice signal	FXB	Intermediate signal to generate LUT6, LUT7 and LUT8 ²
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Inter-PFU signal	FCO	Fast carry chain output ¹

Notes:

2. Requires two adjacent PFUs.

^{1.} See Figure 2.3 on page 15 for connection details.



2.8.6. Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in Figure 2.12.




Figure 2.12. Memory Core Reset

For further information on the sysMEM EBR block, see the list of technical documentation in Supplemental Information section on page 102.

2.9. sysDSP[™] Slice

The ECP5/ECP5-5G family provides an enhanced sysDSP architecture, making it ideally suited for low-cost, high-performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

2.9.1. sysDSP Slice Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. In the ECP5/ECP5-5G device family, there are many DSP slices that can be used to support different data widths. This allows designers to use highly parallel implementations of DSP functions. Designers can optimize DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2.13 compares the fully serial implementation to the mixed parallel and serial implementation.






Figure 2.13. Comparison of General DSP and ECP5/ECP5-5G Approaches

2.9.2. sysDSP Slice Architecture Features

The ECP5/ECP5-5G sysDSP Slice has been significantly enhanced to provide functions needed for advanced processing applications. These enhancements provide improved flexibility and resource utilization.

The ECP5/ECP5-5G sysDSP Slice supports many functions that include the following:

- Symmetry support. The primary target application is wireless. 1D Symmetry is useful for many applications that use FIR filters when their coefficients have symmetry or asymmetry characteristics. The main motivation for using 1D symmetry is cost/size optimization. The expected size reduction is up to 2x.
 - Odd mode Filter with Odd number of taps
 - Even mode Filter with Even number of taps
 - Two dimensional (2D) symmetry mode supports 2D filters for mainly video applications
- Dual-multiplier architecture. Lower accumulator overhead to half and the latency to half compared to single multiplier architecture
- Fully cascadable DSP across slices. Support for symmetric, asymmetric and non-symmetric filters.
- Multiply (one 18x36, two 18x18 or four 9x9 Multiplies per Slice)
- Multiply (36x36 by cascading across two sysDSP slices)
- Multiply Accumulate (supports one 18x36 multiplier result accumulation or two 18x18 multiplier result accumulation)
- Two Multiplies feeding one Accumulate per cycle for increased processing with lower latency (two 18x18 Multiplies feed into an accumulator that can accumulate up to 52 bits)
- Pipeline registers
- 1D Symmetry support. The coefficients of FIR filters have symmetry or negative symmetry characteristics.
 - Odd mode Filter with Odd number of taps
 - Even mode Filter with Even number of taps
- 2D Symmetry support. The coefficients of 2D FIR filters have symmetry or negative symmetry characteristics.
 - 3*3 and 3*5 Internal DSP Slice support



3. DC and Switching Characteristics

3.1. Absolute Maximum Ratings

Table 3.1. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
V _{cc}	Supply Voltage	-0.5	1.32	V
V _{CCA}	Supply Voltage	-0.5	1.32	V
V _{CCAUX} , V _{CCAUXA}	Supply Voltage	-0.5	2.75	V
V _{CCIO}	Supply Voltage	-0.5	3.63	V
—	Input or I/O Transient Voltage Applied	-0.5	3.63	V
V _{CCHRX} , V _{CCHTX}	SERDES RX/TX Buffer Supply Voltages	-0.5	1.32	V
—	Voltage Applied on SERDES Pins	-0.5	1.80	V
T _A	Storage Temperature (Ambient)	-65	150	°C
Tj	Junction Temperature	—	+125	°C

Notes:

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

3.2. Recommended Operating Conditions

Table 3.2. Recommended Operating Conditions

Symbol	Parameter		Min	Max	Unit
V _{CC} ²	Core Supply Veltage	ECP5	1.045	1.155	V
V _{CC} -	Core Supply Voltage	ECP5-5G	1.14	1.26	V
V _{CCAUX} ^{2, 4}	Auxiliary Supply Voltage	_	2.375	2.625	V
V _{CCIO} ^{2, 3}	I/O Driver Supply Voltage	_	1.14	3.465	V
V_{REF}^1	Input Reference Voltage	_	0.5	1.0	V
t _{JCOM}	Junction Temperature, Commercial Operation	_	0	85	°C
t _{JIND}	Junction Temperature, Industrial Operation	_	-40	100	°C
SERDES Externa	l Power Supply⁵				
N		ECP5UM	1.045	1.155	V
V _{CCA}	SERDES Analog Power Supply	ECP5-5G	1.164	1.236	V
V _{CCAUXA}	SERDES Auxiliary Supply Voltage	_	2.374	2.625	V
N 6		ECP5UM	0.30	1.155	V
V _{CCHRX} ⁶	SERDES Input Buffer Power Supply	ECP5-5G	0.30	1.26	V
		ECP5UM	1.045	1.155	V
V _{CCHTX}	SERDES Output Buffer Power Supply	ECP5-5G	1.14	1.26	V

Notes:

1. For correct operation, all supplies except V_{REF} must be held in their valid operation range. This is true independent of feature usage.

2. All supplies with same voltage, except SERDES Power Supplies, should be connected together.

- 3. See recommended voltages by I/O standard in Table 3.4 on page 48.
- 4. V_{CCAUX} ramp rate must not exceed 30 mV/µs during power-up when transitioning between 0 V and 3 V.
- 5. Refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261) for information on board considerations for SERDES power supplies.
- 6. V_{CCHRX} is used for Rx termination. It can be biased to Vcm if external AC coupling is used. This voltage needs to meet all the HDin input voltage level requirements specified in the Rx section of this Data Sheet.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.14. sysl/O Differential Electrical Characteristics

3.14.1. LVDS

Over recommended operating conditions.

Table 3.13. LVDS

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
$V_{\text{INP}}, V_{\text{INM}}$	Input Voltage	-	0	_	2.4	V
V _{CM}	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	—	2.35	V
V _{THD}	Differential Input Threshold	Difference between the two Inputs	±100	_	_	mV
I _{IN}	Input Current	Power On or Power Off	-	—	±10	μΑ
V _{OH}	Output High Voltage for V_{OP} or V_{OM}	R _T = 100 Ω	-	1.38	1.60	V
V _{OL}	Output Low Voltage for V_{OP} or V_{OM}	R _T = 100 Ω	0.9 V	1.03	_	V
V _{OD}	Output Voltage Differential	(V _{OP} - V _{OM}), R _T = 100 Ω	250	350	450	mV
ΔV_{OD}	Change in V_{OD} Between High and Low	_	_	_	50	mV
V _{OS}	Output Voltage Offset	$(V_{OP} + V_{OM})/2, R_T = 100 \Omega$	1.125	1.25	1.375	V
ΔV_{OS}	Change in Vos Between H and L	—	-	_	50	mV
I _{SAB}	Output Short Circuit Current	V _{OD} = 0 V Driver outputs shorted to each other	_	_	12	mA

Note: On the left and right sides of the device, this specification is valid only for $V_{CCIO} = 2.5$ V or 3.3 V.

3.14.2. **SSTLD**

All differential SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

3.14.3. LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V V_{CCIO} . The default drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 12 mA or 16 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.





3.14.7. MLVDS25

The ECP5/ECP5-5G devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3.4 is one possible solution for MLVDS standard implementation. Resistor values in the figure are industry standard values for 1% resistors.




Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling)

Parameter	Description	Тур	Typical		
	Description	Zo=50 Ω	Zo=70 Ω	Unit	
V _{CCIO}	Output Driver Supply (±5%)	2.50	2.50	V	
Z _{OUT}	Driver Impedance	10.00	10.00	Ω	
R _s	Driver Series Resistor (±1%)	35.00	35.00	Ω	
R _{TL}	Driver Parallel Resistor (±1%)	50.00	70.00	Ω	
R _{TR}	Receiver Termination (±1%)	50.00	70.00	Ω	
V _{он}	Output High Voltage	1.52	1.60	V	
V _{OL}	Output Low Voltage	0.98	0.90	V	
V _{OD}	Output Differential Voltage	0.54	0.70	V	
V _{CM}	Output Common Mode Voltage	1.25	1.25	V	
I _{DC}	DC Output Current	21.74	20.00	mA	

Table 3.17. MLVDS25 DC Conditions

Note: For input buffer, see LVDS Table 3.13 on page 55.

FPGA-DS-02012-1.9



Table 3.20. Register-to-Register Performance

Function	–8 Timing	Unit	
Basic Functions			
16-Bit Decoder	441	MHz	
32-Bit Decoder	441	MHz	
64-Bit Decoder	332	MHz	
4:1 Mux	441	MHz	
8:1 Mux	441	MHz	
16:1 Mux	441	MHz	
32:1 Mux	441	MHz	
8-Bit Adder	441	MHz	
16-Bit Adder	441	MHz	
64-Bit Adder	441	MHz	
16-Bit Counter	384	MHz	
32-Bit Counter	317	MHz	
64-Bit Counter	263	MHz	
64-Bit Accumulator	288	MHz	
Embedded Memory Functions			
1024x18 True-Dual Port RAM (Write Through or Normal), with EBR Output Registers	272	MHz	
1024x18 True-Dual Port RAM (Read-Before-Write), with EBR Output Registers	214	MHz	
Distributed Memory Functions			
16 x 2 Pseudo-Dual Port or 16 x 4 Single Port RAM (One PFU)	441	MHz	
16 x 4 Pseudo-Dual Port (Two PFUs)	441	MHz	
DSP Functions			
9 x 9 Multiplier (All Registers)	225	MHz	
18 x 18 Multiplier (All Registers)	225	MHz	
36 x 36 Multiplier (All Registers)	225	MHz	
18 x 18 Multiply-Add/Sub (All Registers)	225	MHz	
18 x 18 Multiply/Accumulate (Input and Output Registers)	225	MHz	

Notes:

1. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

2. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

3.16. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Diamond design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond design tool can provide logic timing numbers at a particular temperature and voltage.






Figure 3.6. Receiver RX.CLK.Centered Waveforms




Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms




Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.11. Receiver DDRX71_RX Waveforms




Figure 3.12. Transmitter DDRX71_TX Waveforms

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



3.25. PCI Express Electrical and Timing Characteristics

3.25.1. PCIe (2.5 Gb/s) AC and DC Characteristics

Over recommended operating conditions.

Table 3.30. PCIe (2.5 Gb/s)


Symbol	Description	Test Conditions	Min	Тур	Max	Unit	
Transmit ¹							
UI	Unit interval	-	399.88	400	400.12	ps	
V _{TX-DIFF_P-P}	Differential peak-to-peak output	-	0.8	1.0	1.2	V	
V _{TX-DE-RATIO}	De-emphasis differential output voltage ratio	_	-3	-3.5	-4	dB	
V _{TX-CM-AC_P}	RMS AC peak common-mode output voltage	-	_	_	20	mV	
V _{TX-RCV-DETECT}	Amount of voltage change allowed during receiver detection	-	_	_	600	mV	
V _{TX-CM-DC}	Tx DC common mode voltage	_	0	_	V _{CCHTX}	V	
I _{TX-SHORT}	Output short circuit current	V _{TX-D+} =0.0 V V _{TX-D-} =0.0 V	_	_	90	mA	
Z _{TX-DIFF-DC}	Differential output impedance	—	80	100	120	Ω	
RL _{TX-DIFF}	Differential return loss	_	10	—	—	dB	
RL _{TX-CM}	Common mode return loss	_	6.0	—	—	dB	
T _{TX-RISE}	Tx output rise time	20% to 80%	0.125	_	—	UI	
T _{TX-FALL}	Tx output fall time	20% to 80%	0.125	—	_	UI	
L _{TX-SKEW}	Lane-to-lane static output skew for all lanes in port/link	-	-	_	1.3	ns	
T _{TX-EYE}	Transmitter eye width	_	0.75	_	_	UI	
T _{TX-EYE-MEDIAN-TO-MAX-} JITTER	Maximum time between jitter median and maximum deviation from median	_	_	_	0.125	UI	
Receive ^{1, 2}							
UI	Unit Interval	_	399.88	400	400.12	ps	
V _{RX-DIFF_P-P}	Differential peak-to-peak input voltage	-	0.34 ³	_	1.2	v	
V _{RX-IDLE-DET-DIFF_P-P}	Idle detect threshold voltage	_	65	_	340 ³	mV	
V _{RX-CM-AC_P}	RMS AC peak common-mode input voltage	_	_	_	150	mV	
Z _{RX-DIFF-DC}	DC differential input impedance	_	80	100	120	Ω	
Z _{RX-DC}	DC input impedance	_	40	50	60	Ω	
Z _{RX-HIGH-IMP-DC}	Power-down DC input impedance	_	200K	_	_	Ω	
RL _{RX-DIFF}	Differential return loss	_	10	_	_	dB	
RL _{RX-CM}	Common mode return loss	_	6.0	_	_	dB	

Notes:

- 1. Values are measured at 2.5 Gb/s.
- 2. Measured with external AC-coupling on the receiver.
- 3. Not in compliance with PCI Express 1.1 standard.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





*The CFG pins are normally static (hardwired).










Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	CL	Timing Ref.	VT
				LVCMOS 3.3 = 1.5 V	_
				LVCMOS 2.5 = $V_{CCIO}/2$	_
LVTTL and other LVCMOS settings (L \ge H, H \ge L)	×	×	0 pF	LVCMOS 1.8 = $V_{CCIO}/2$	_
				LVCMOS 1.5 = $V_{CCIO}/2$	_
				LVCMOS 1.2 = $V_{CCIO}/2$	_
LVCMOS 2.5 I/O (Z ≥ H)	∞	1 MΩ	0 pF	V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 MΩ	8	0 pF	V _{ccio} /2	V _{CCIO}
LVCMOS 2.5 I/O (H ≥ Z)	8	100	0 pF	V _{OH} – 0.10	_
LVCMOS 2.5 I/O (L ≥ Z)	100	8	0 pF	V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Signal Name	I/O	Description			
Configuration Pads (Used during sysCONFIG) (Continued)					
D1/MISO/IO1	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an input in Master mode, and output in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.			
D2/IO2	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.			
D3/IO3	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.			
D4/IO4	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin.			
D5/IO5	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin.			
D6/IO6	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.			
D7/IO7	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin			
SERDES Function					
VCCAx	_	SERDES, transmit, receive, PLL and reference clock buffer power supply for SERDES Dual x. All VCCA supply pins must always be powered to the recommended operating voltage range. If no SERDES channels are used, connect VCCA to VCC. VCCAx = 1.1 V for ECP5, VCCAx = 1.2 V for ECP5-5G.			
VCCAUXAx	_	SERDES Aux Power Supply pin for SERDES Dual x. VCCAUXAx = 2.5 V.			
HDRX[P/N]_D[dual_num]CH[chan_num]	Ι	High-speed SERDES inputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES input pins.			
HDTX[P/N]_D[dual_num]CH[chan_num]	0	High-speed SERDES outputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES output pins.			
REFCLK[P/N]_D[dual_num]	Ι	SERDES Reference Clock inputs, P = Positive, N = Negative, dual_num = [0, 1]. These are dedicated SERDES input pins.			
VCCHRX_D[dual_num]CH[chan_num]	_	SERDES High-Speed Inputs Termination Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G.			
VCCHTX_D[dual_num]CH[chan_num]	_	SERDES High-Speed Outputs Buffer Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G.			

Notes:

1. When placing switching I/Os around these critical pins that are designed to supply the device with the proper reference or supply voltage, care must be given.

2. These pins are dedicated inputs or can be used as general purpose I/O.

3. m defines the associated channel in the quad.


© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



5. Ordering Information

5.1. ECP5/ECP5-5G Part Number Description





Revision History

Date	Version	Section	Change Summary
March 2018 1.9	All	Updated formatting and page referencing.	
	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-45.	
	Architecture	Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. Updated footnote #1.	
	DC and Switching Characteristics	Updated Table 3.2. Recommended Operating Conditions.	
		Added 2 rows and updated values in Table 3.7. DC Electrical Characteristics.	
		Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby).	
		Updated Table 3.11. sysl/O Recommended Operating Conditions.	
		Updated Table 3.12. Single-Ended DC Characteristics.	
			Updated Table 3.13. LVDS.
		Updated Table 3.14. LVDS25E DC Conditions.	
		Updated Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed.	
			Updated Table 3.28. Receiver Total Jitter Tolerance Specification.
			Updated header name of section 3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics.
		Updated header name of section 3.29 Gigabit Ethernet/SGMII(1.25Gbps)/CPRI LV E.12 Electrical and Timing Characteristics	
		Pinout Information	Updated table in section 4.3.2 LFE5U.
	Ordering Information	Added table rows in 5.2.1 Commercial.	
		Added table rows in 5.2.2 Industrial.	
		Supplemental Information	Updated For Further Information section.
November 2017	1.8	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-12 and LFE5U-25.