# E. Lattice Semiconductor Corporation - LFE5UM-85F-6BG554C Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	21000
Number of Logic Elements/Cells	84000
Total RAM Bits	3833856
Number of I/O	259
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	554-FBGA
Supplier Device Package	554-CABGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-85f-6bg554c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



5.1. ECP5/ECP5-5G Part Number Description	97
5.2. Ordering Part Numbers	
5.2.1. Commercial	
5.2.2. Industrial	
Supplemental Information	
For Further Information	
Revision History	



Table 3.36. Receive and Jitter Tolerance	
Table 3.37. Transmit	
Table 3.38. Receive and Jitter Tolerance	
Table 3.39. Transmit	82
Table 3.40. Receive	82
Table 3.41. Reference Clock	82
Table 3.42. ECP5/ECP5-5G sysCONFIG Port Timing Specifications	83
Table 3.43. JTAG Port Timing Specifications	
Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces	



# 2. Architecture

# 2.1. Overview

Each ECP5/ECP5-5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM<sup>™</sup> Embedded Block RAM (EBR) and rows of sysDSP<sup>™</sup> Digital Signal Processing slices, as shown in Figure 2.1 on page 13. The LFE5-85 devices have three rows of DSP slices, the LFE5-45 devices have two rows, and both LFE5-25 and LFE5-12 devices have one. In addition, the LFE5UM/LFE5UM5G devices contain SERDES Duals on the bottom of the device.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array.

The ECP5/ECP5-5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, ECP5/ECP5-5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The ECP5 devices feature up to four embedded 3.2 Gb/s SERDES channels, and the ECP5-5G devices feature up to four embedded 5 Gb/s SERDES channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of two SERDES channels, along with its Physical Coding Sublayer (PCS) block, creates a dual DCU (Dual Channel Unit). The functionality of the SERDES/PCS duals can be controlled by SRAM cell settings during device configuration or by registers that are addressable during device operation. The registers in every dual can be programmed via the SERDES Client Interface (SCI). These DCUs (up to two) are located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the ECP5/ECP5-5G devices are arranged in seven banks (eight banks for LFE5-85 devices in caBGA756 and caBGA554 packages), allowing the implementation of a wide variety of I/O standards. One of these banks (Bank 8) is shared with the programming interfaces. Half of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit pairs, and all pairs on left and right can be configured as LVDS receive pairs. The PIC logic in the left and right banks also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and LPDDR3.

The ECP5/ECP5-5G registers in PFU and sysl/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5-5G architecture provides up to four Delay-Locked Loops (DLLs) and up to four Phase-Locked Loops (PLLs). The PLL and DLL blocks are located at the corners of each device.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located at the bottom of each device, to the left of the SERDES blocks. Every device in the ECP5/ECP5-5G family supports a sysCONFIG<sup>™</sup> ports located in that same corner, powered by Vccio8, allowing for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.





Figure 2.2. PFU Diagram

### 2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 through Slice 2 are configured as distributed memory, and Slice 3 is used as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Slice	PFU (Used in Dis	stributed SRAM)	PFU (Not used as Distributed SRAM)		
	Resources	Modes	Resources	Modes	
Slice 0	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 1	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 2	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	

Table 2.1. Resources and Modes Available per Slice

Figure 2.3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.

Each slice has 14 input signals, 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are five outputs, four to routing and one to carry-chain (to the adjacent PFU). There are two inter slice/ PFU output signals that are used to support wider LUT functions, such as LUT6, LUT7 and LUT8. Table 2.2 and Figure 2.3 list the signals associated with all the slices. Figure 2.4 on page 16 shows the connectivity of the inter-slice/PFU signals that support LUT5, LUT6, LUT7 and LUT8.





Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking

# 2.5.1. Primary Clocks

The ECP5/ECP5-5G device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network.

The primary clock network is divided into four clocking quadrants: Top Left (TL), Bottom Left (BL), Top Right (TR), and Bottom Right (BR). Each of these quadrants has 16 clocks that can be distributed to the fabric in the quadrant.

The Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of 16 clocks per quadrant. The user can change how the clocks are routed by specifying a preference in the Lattice Diamond software to locate the clock to specific. The ECP5/ECP5-5G device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- CLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SERDES/PCS/PCSDIV clocks
- OSC clock

These sources are routed to one of four clock switches called a Mid Mux. The outputs of the Mid MUX are routed to the center of the FPGA where another clock switch, called the Center MUX, is used to route the primary clock sources to primary clock distribution to the ECP5/ECP5-5G fabric. These routing muxes are shown in Figure 2.6. Since there is a maximum of 60 unique clock input sources to the clocking quadrants, there are potentially 64 unique clock domains that can be used in the ECP5/ECP5-5G Device. For more information about the primary clock tree and connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

#### 2.5.1.1. Dynamic Clock Control

The Dynamic Clock Control (DCC), Quadrant Clock enable/disable feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by that clock will not toggle, reducing the overall power consumption of the device. The disable function will not create glitch and increase the clock latency to the primary clock network.

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the quadrant clock network. For more information about the DCC, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).



### 2.5.1.2. Dynamic Clock Select

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operation modes, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve functioning glitch-less DCS output clock, but it is not required running clocks when used as non-glitch-less normal clock multiplexer.

There are two DCS blocks per device that are fed to all quadrants. The inputs to the DCS block come from all the output of MIDMUXs and Clock from CIB located at the center of the PLC array core. The output of the DCS is connected to one of the inputs of Primary Clock Center MUX.

Figure 2.7 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).



Figure 2.7. DCS Waveforms

# 2.5.2. Edge Clock

ECP5/ECP5-5G devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are two ECLK networks per bank IO on the Left and Right sides of the devices.

Each Edge Clock can be sourced from the following:

- Dedicated Clock input pins (PCLK)
- DLLDEL output (Clock delayed by 90o)
- PLL outputs (CLKOP and CLKOS)
- ECLKBRIDGE
- Internal Nodes

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



#### Table 2.6. sysMEM Block Configurations

Memory Mode	Configurations
	16,384 x 1
	8,192 x 2
Single Port	4,096 x 4
	2,048 x 9
	1,024 x 18
	512 x 36
	16,384 x 1
	8,192 x 2
True Dual Port	4,096 x 4
	2,048 x 9
	1,024 x 18
	16,384 x 1
	8,192 x 2
Decudo Dual Dort	4,096 x 4
PSeudo Dual Port	2,048 x 9
	1,024 x 18
	512 x 36

### 2.8.2. Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### 2.8.3. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

### 2.8.4. Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

# 2.8.5. Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

EBR memory supports the following forms of write behavior for single port or dual port operation:

- **Normal** Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- Write Through A copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.
- **Read-Before-Write** When new data is written, the old content of the address appears at the output. This mode is supported for x9, x18, and x36 data widths.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



# 2.11. **PIO**

The PIO contains three blocks: an input register block, output register block, and tristate register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

### 2.11.1. Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition, the input register blocks for the PIOs on the left and right edges include built-in FIFO logic to interface to DDR and LPDDR memory.

The Input register block on the right and left sides includes gearing logic and registers to implement IDDRX1 and IDDRX2 functions. With two PICs sharing the DDR register path, it can also implement IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers to shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers samples the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. The top side of the device supports IDDRX1 gearing function. For more information on gearing function, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).

Figure 2.17 shows the input register block for the PIOs on the top edge.



Figure 2.17. Input Register Block for PIO on Top Side of the Device

Figure 2.18 shows the input register block for the PIOs located on the left and right edges.



\*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

#### Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device



When an error is detected, and the user's error handling software determines the error did not create any risk to the system operation, the SEC tool allows the device to be re-configured in the background to correct the affected bit. This operation allows the user functions to continue to operate without stopping the system function.

Additional SEI tool is also available in the Diamond Software, by creating a frame of data to be programmed into the device in the background with one bit changed, without stopping the user functions on the device. This emulates an SEU situation, allowing the user to test and monitor its error handling software.

For further information on SED support, refer to LatticeECP3, ECP5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide (TN1184).

# 2.18.3. On-Chip Oscillator

Every ECP5/ECP5-5G device has an internal CMOS oscillator which is used to derive a Master Clock (MCLK) for configuration. The oscillator and the MCLK run continuously and are available to user logic after configuration is completed. The software default value of the MCLK is nominally 2.4 MHz. Table 2.16 lists all the available MCLK frequencies. When a different Master Clock is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal Master Clock frequency of 2.4 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.4 MHz.

This internal oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260) and ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

#### Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)

MCLK Frequency (MHz)	
2.4	
4.8	
9.7	
19.4	
38.8	
62	

# 2.19. Density Shifting

The ECP5/ECP5-5G family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. An example is that some user I/Os may become No Connects in smaller devices in the same package. Refer to the ECP5/ECP5-5G Pin Migration Tables and Diamond software for specific restrictions and limitations.



# 3.11. SERDES Power Supply Requirements<sup>1,2,3</sup>

Over recommended operating conditions.

#### Table 3.9. ECP5UM

Symbol	Description	Тур	Max	Unit				
Standby (Power	Standby (Power Down)							
I <sub>CCA-SB</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	4	9.5	mA				
I <sub>CCHRX-SB</sub> <sup>4</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	—	0.1	mA				
I <sub>CCHTX-SB</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	—	0.9	mA				
<b>Operating</b> (Data	Rate = 3.125 Gb/s)							
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	43	54	mA				
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA				
І <sub>сснтх-ор</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA				
Operating (Data	Rate = 2.5 Gb/s)							
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	40	50	mA				
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA				
І <sub>сснтх-ор</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA				
Operating (Data	Rate = 1.25 Gb/s)							
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	34	43	mA				
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA				
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	10	13	mA				
<b>Operating</b> (Data	Rate = 270 Mb/s)							
I <sub>CCA-OP</sub>	V <sub>CCA</sub> Power Supply Current (Per Channel)	28	38	mA				
I <sub>CCHRX-OP</sub> <sup>5</sup>	V <sub>CCHRX</sub> , Input Buffer Current (Per Channel)	0.4	0.5	mA				
I <sub>CCHTX-OP</sub>	V <sub>CCHTX</sub> , Output Buffer Current (Per Channel)	8	10	mA				

Notes:

1. Rx Equalization enabled, Tx De-emphasis (pre-cursor and post-cursor) disabled

2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current will be higher.

3. To calculate with Tx De-emphasis enabled, use the Diamond Power Calculator tool.

4. For ICCHRX-SB, during Standby, input termination on Rx are disabled.

5. For ICCHRX-OP, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is based on current pulled down by external driver when the input is driven to LOW.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02012-1.9



# 3.12. sysI/O Recommended Operating Conditions

### Table 3.11. sysI/O Recommended Operating Conditions

Standard		Vccio		V <sub>REF</sub> (V)			
Stanuaru	Min	Тур	Max	Min	Тур	Max	
LVCMOS331	3.135	3.3	3.465	—	—	—	
LVCMOS33D <sup>3</sup> Output	3.135	3.3	3.465	_	—	—	
LVCMOS251	2.375	2.5	2.625	—	—	—	
LVCMOS18	1.71	1.8	1.89	—	—	—	
LVCMOS15	1.425	1.5	1.575	—	—	—	
LVCMOS12 <sup>1</sup>	1.14	1.2	1.26	—	—	—	
LVTTL33 <sup>1</sup>	3.135	3.3	3.465	—	—	—	
SSTL15_I, _II <sup>2</sup>	1.43	1.5	1.57	0.68	0.75	0.9	
SSTL18_I, _II <sup>2</sup>	1.71	1.8	1.89	0.833	0.9	0.969	
SSTL135_I, _II <sup>2</sup>	1.28	1.35	1.42	0.6	0.675	0.75	
HSUL12 <sup>2</sup>	1.14	1.2	1.26	0.588	0.6	0.612	
MIPI D-PHY LP Input <sup>3, 5</sup>	1.425	1.5	1.575	—	—	—	
LVDS25 <sup>1, 3</sup> Output	2.375	2.5	2.625	—	—	—	
subLVS <sup>3</sup> (Input only)	—	—	—	—	—	—	
SLVS <sup>3</sup> (Input only)	—	—	—	—	—	—	
LVDS25E <sup>3</sup> Output	2.375	2.5	2.625	—	—	—	
MLVDS <sup>3</sup> Output	2.375	2.5	2.625	—	—	—	
LVPECL33 <sup>1, 3</sup> Output	3.135	3.3	3.465	—	—	_	
BLVDS25 <sup>1, 3</sup> Output	2.375	2.5	2.625	—	—	_	
HSULD12D <sup>2, 3</sup>	1.14	1.2	1.26	—	—	—	
SSTL135D_I, II <sup>2, 3</sup>	1.28	1.35	1.42	_	_	_	
SSTL15D_I, II <sup>2, 3</sup>	1.43	1.5	1.57	—	—	—	
SSTL18D_I <sup>1, 2, 3</sup> , II <sup>1, 2, 3</sup>	1.71	1.8	1.89	_	_	_	

#### Notes:

1. For input voltage compatibility, refer to ECP5 and ECP5-5G sysIO Usage Guide (TN1262).

2.  $V_{REF}$  is required when using Differential SSTL and HSUL to interface to DDR/LPDDR memories.

3. These differential inputs use LVDS input comparator, which uses  $V_{CCAUX}$  power

4. All differential inputs and LVDS25 output are supported in the Left and Right banks only. Refer to ECP5 and ECP5-5G sysIO Usage Guide (TN1262) for details.

5. MIPI D-PHY LP input can be implemented by powering VCCIO to 1.5V, and select MIPI LP primitive to meet MIPI Alliance spec on  $V_{IH}$  and  $V_{IL}$ . It can also be implemented as LVCMOS12 with VCCIO at 1.2V, which would meet  $V_{IH}/V_{IL}$  spec on LVCOM12.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



#### Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)

Demonstern	Description	Device	-	-8	-	-7	-	-6	11
Parameter	Description	Device	Min	Max	Min	Max	Min	Max	Unit
Generic DDR Outpu	ut								•
Generic DDRX1 Outputs With Clock and Data Centered at Pin (GDDRX1_TX.SCLK.Centered) Using PCLK Clock Input - Figure 3.6									
t <sub>DVB_GDDRX1_centered</sub>	Data Output Valid before CLK Output	All Devices	-0.67	_	-0.67	-	-0.67	_	ns + 1/2 UI
t <sub>DVA_GDDRX1_centered</sub>	Data Output Valid after CLK Output	All Devices	-0.67	_	-0.67	-	-0.67	-	ns + 1/2 UI
f <sub>DATA_GDDRX1_centered</sub>	GDDRX1 Data Rate	All Devices	_	500	-	500	—	500	Mb/s
f <sub>MAX_GDDRX1_centered</sub>	GDDRX1 CLK Frequency (SCLK)	All Devices	—	250	—	250	—	250	MHz
Generic DDRX1 Ou	tputs With Clock and Data Aligne	ed at Pin (GDD	RX1_TX.9	SCLK.Alig	ned) Usin	g PCLK C	lock Inpu	t - Figure	3.9
t <sub>DIB_GDDRX1_aligned</sub>	Data Output Invalid before CLK Output	All Devices	-0.3	_	-0.3	_	-0.3	_	ns
$t_{\text{DIA}\_\text{GDDRX1}\_\text{aligned}}$	Data Output Invalid after CLK Output	All Devices	_	0.3	_	0.3	-	0.3	ns
$f_{DATA\_GDDRX1\_aligned}$	GDDRX1 Data Rate	All Devices	—	500	—	500	—	500	Mb/s
$f_{MAX\_GDDRX1\_aligned}$	GDDRX1 CLK Frequency (SCLK)	All Devices	_	250	—	250	—	250	MHz
Generic DDRX2 Ou	tputs With Clock and Data Cente	red at Pin (GD	DRX2_TX	.ECLK.Ce	ntered) l	Jsing PCL	K Clock Iı	nput, Left	and
Right sides Only - F	igure 3.8			1		1	1		
$t_{\text{DVB}_{GDDRX2}_{centered}}$	Data Output Valid Before CLK Output	All Devices	- 0.442	—	-0.56	-	– 0.676	_	ns + 1/2 UI
$t_{\text{DVA}_{GDDRX2}_{centered}}$	Data Output Valid After CLK Output	All Devices	—	0.442	_	0.56	_	0.676	ns + 1/2 UI
$f_{DATA\_GDDRX2\_centered}$	GDDRX2 Data Rate	All Devices	_	800		700	—	624	Mb/s
$f_{MAX\_GDDRX2\_centered}$	GDDRX2 CLK Frequency (ECLK)	All Devices	_	400	-	350	—	312	MHz
Generic DDRX2 Ou	tputs With Clock and Data Aligne	d at Pin (GDD	RX2_TX.I	ECLK.Alig	ned) Usin	g PCLK C	lock Inpu	t, Left an	d Right
sides Only - Figure	3.9			1	1	1	1	i.	1
$t_{DIB\_GDDRX2\_aligned}$	CLK Output	All Devices	-0.16	_	-0.18	_	-0.2	_	ns
$t_{\text{DIA}_{GDDRX2}_{aligned}}$	Data Output Invalid after CLK Output	All Devices	_	0.16	-	0.18	-	0.2	ns
$f_{DATA\_GDDRX2\_aligned}$	GDDRX2 Data Rate	All Devices	—	800		700	—	624	Mb/s
$f_{MAX\_GDDRX2\_aligned}$	GDDRX2 CLK Frequency (ECLK)	All Devices	—	400	—	350	—	312	MHz
Video DDRX71 Out	puts With Clock and Data Aligne	d at Pin (GDDF	х71_тх.	ECLK) Us	ing PLL Cl	ock Input	t, Left an	d Right si	des Only
- Figure 3.12					1	1	1	1	
t <sub>dib_lvds71_i</sub>	Data Output Invalid before CLK Output	All Devices	-0.16	—	-0.18	_	-0.2		ns + (i) * UI
t <sub>dia_lvds71_i</sub>	Data Output Invalid after CLK Output	All Devices	—	0.16	_	0.18	_	0.2	ns + (i) * UI
f <sub>data_lvds71</sub>	DDR71 Data Rate	All Devices	_	756	—	620	—	525	Mb/s
f <sub>MAX_LVDS71</sub>	DDR71 CLK Frequency (ECLK)	All Devices	_	378	—	310	—	262.5	MHz
Memory Interface									
DDR2/DDR3/DDR3	L/LPDDR2/LPDDR3 READ (DQ Inj	put Data are A	ligned to	DQS)					
t <sub>dvbdq_ddr2</sub>									
t <sub>dvbdq_ddr3</sub>	Data Output Valid before DQS					_		_	ns + 1/2
t <sub>DVBDQ_DDR3L</sub>	Input	All Devices	_	-0.26	_	0.317	_	0.374	U
LDVBDQ_LPDDR2									
UVADQ_DDR2									
tovado ddral	Data Output Valid after DQS	All Devices	0.26	_	0.317	_	0.374	_	ns + 1/2
t <sub>DVADQ_LPDDR2</sub>	Input								UI
t <sub>dvadq_lpddr3</sub>									

### Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)





Figure 3.6. Receiver RX.CLK.Centered Waveforms



Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms



Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# 3.19. sysCLOCK PLL Timing

Over recommended operating conditions.

Table 3.23.	sysCLOCK PLL Timing	
-------------	---------------------	--

Parameter	Descriptions	Conditions	Min	Max	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)	—	8	400	MHz
f <sub>out</sub>	Output Clock Frequency (CLKOP, CLKOS)	—	3.125	400	MHz
f <sub>vco</sub>	PLL VCO Frequency	—	400	800	MHz
f <sub>PFD</sub> <sup>3</sup>	Phase Detector Input Frequency	—	10	400	MHz
AC Characteristi	cs				
t <sub>DT</sub>	Output Clock Duty Cycle	—	45	55	%
t <sub>PH4</sub>	Output Phase Accuracy	_	-5	5	%
	Outrast Classical Paris	f <sub>out</sub> ≥ 100 MHz	_	100	ps p-p
	Output Clock Period Jitter	f <sub>out</sub> < 100 MHz	-	0.025	UIPP
. 1		f <sub>out</sub> ≥ 100 MHz	_	200	ps p-p
LOD IL	Output Clock Cycle-to-Cycle Jitter	f <sub>out</sub> < 100 MHz	-	0.050	UIPP
	Output Clock Phase litter	f <sub>PFD</sub> ≥ 100 MHz	_	200	ps p-p
	Output Clock Phase sitter	f <sub>PFD</sub> < 100 MHz	-	0.011	UIPP
t <sub>spo</sub>	Static Phase Offset	Divider ratio = integer	-	400	ps p-p
tw	Output Clock Pulse Width	At 90% or 10%	0.9	—	ns
t <sub>LOCK</sub> <sup>2</sup>	PLL Lock-in Time	—	-	15	ms
tunlock	PLL Unlock Time	—	-	50	ns
+	Input Clack Pariod litter	f <sub>PFD</sub> ≥ 20 MHz	_	1,000	ps p-p
LIPJIT		f <sub>PFD</sub> < 20 MHz	—	0.02	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	—	ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	—	ns
t <sub>RST</sub>	RST/ Pulse Width	—	1	—	ms
t <sub>rstrec</sub>	RST Recovery Time	—	1	—	ns
t <sub>load_reg</sub>	Min Pulse for CIB_LOAD_REG	—	10	—	ns
t <sub>rotate-setup</sub>	Min time for CIB dynamic phase controls to be stable fore CIB_ROTATE	-	5	_	ns
t <sub>ROTATE-WD</sub>	Min pulse width for CIB_ROTATE to maintain "0" or	_	4	—	VCO cycles

Notes:

1. Jitter sample is taken over 10,000 samples for Periodic jitter, and 2,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2. Output clock is valid after  $t_{LOCK}$  for PLL reset and dynamic delay adjustment.

3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for  $f_{PFD} > 10$  MHz. For  $f_{PFD} < 10$  MHz, the jitter numbers may not be met in certain conditions.



# 3.26. CPRI LV2 E.48 Electrical and Timing Characteristics – Preliminary

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Transmit			L	1	I	1
UI	Unit Interval	_	203.43	203.45	203.47	ps
T <sub>DCD</sub>	Duty Cycle Distortion	-	_	—	0.05	UI
J <sub>UBHPJ</sub>	Uncorrelated Bounded High Probability Jitter	-	_	-	0.15	UI
J <sub>TOTAL</sub>	Total Jitter	-	_	-	0.3	UI
Z <sub>RX-DIFF-DC</sub>	DC differential Impedance	-	80	_	120	Ω
T <sub>SKEW</sub>	Skew between differential signals	-	_	-	9	ps
D	Tx Differential Return Loss (S22),	100 MHz < freq < 3.6864 GHz	_	_	-8	dB
LTX-DIFF	including package and silicon	3.6864 GHz < freq < 4.9152 GHz	—	_	-8 + 16.6 *log (freq/3.6864)	dB
R <sub>LTX-CM</sub>	Tx Common Mode Return Loss, including package and silicon	100 MHz < freq < 3.6864 GHz	6	-	-	dB
I <sub>TX-SHORT</sub>	Transmitter short-circuit current	_	_	_	100	mA
T <sub>RISE_FALL</sub> -DIFF	Differential Rise and Fall Time	_		—	_	ps
L <sub>TX-SKEW</sub>	Lane-to-lane output skew	_	_	—		ps
Receive		·				
UI	Unit Interval	_	203.43	203.45	203.47	ps
V <sub>RX-DIFF-PP</sub>	Differential Rx peak-peak voltage	-	_	_	1.2	V, p-p
V <sub>RX-EYE_Y1_Y2</sub>	Receiver eye opening mask, Y1 and Y2	_	62.5	_	375	mV, diff
V <sub>RX-EYE_X1</sub>	Receiver eye opening mask, X1	-	_	-	0.3	UI
T <sub>RX-TJ</sub>	Receiver total jitter tolerance (not including sinusoidal)	_	_	_	0.6	UI
D	Receiver differential Return Loss,	100 MHz < freq < 3.6864 GHz	_	_	-8	dB
nLRX-DIFF	package plus silicon	3.6864 GHz < freq < 4.9152 GHz	-	-	-8 + 16.6 *log (freq/3.6864)	dB
R <sub>LRX-CM</sub>	Receiver common mode Return Loss, package plus silicon	_	6	_	_	dB
Z <sub>RX-DIFF-DC</sub>	Receiver DC differential impedance	_	80	100	120	Ω

### Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics

**Note**: Data is measured with PRBS7 data pattern, not with PRBS-31 pattern.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



# 3.27. XAUI/CPRI LV E.30 Electrical and Timing Characteristics

# 3.27.1. AC and DC Characteristics

Over recommended operating conditions.

#### Table 3.33. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
T <sub>RF</sub>	Differential rise/fall time	20% to 80%	_	80	—	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance	—	80	100	120	Ω
J <sub>TX_DDJ</sub> <sup>2, 3</sup>	Output data deterministic jitter	—	_	—	0.17	UI
J <sub>TX_TJ</sub> <sup>1, 2, 3</sup>	Total output data jitter	-	_	—	0.35	UI

Notes:

- 1. Total jitter includes both deterministic jitter and random jitter.
- 2. Jitter values are measured with each CML output AC coupled into a 50  $\Omega$  impedance (100  $\Omega$  differential impedance).
- 3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

Over recommended operating conditions.

#### Table 3.34. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 3.125 GHz	10	-	_	dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 3.125 GHz	6	-	_	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance		80	100	120	Ω
J <sub>RX_DJ</sub> <sup>1, 2, 3</sup>	Deterministic jitter tolerance (peak-to-peak)	—	—	—	0.37	UI
J <sub>RX_RJ</sub> 1, 2, 3	Random jitter tolerance (peak-to-peak)	—	—	-	0.18	UI
J <sub>RX_SJ</sub> <sup>1, 2, 3</sup>	Sinusoidal jitter tolerance (peak-to-peak)	-	—		0.10	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3</sup>	Total jitter tolerance (peak-to-peak)	—	_	-	0.65	UI
T <sub>RX_EYE</sub>	Receiver eye opening	_	0.35	_	_	UI

Notes:

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.

2. Jitter values are measured with each high-speed input AC coupled into a 50  $\Omega$  impedance.

3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

# 3.28. CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics

# 3.28.1. AC and DC Characteristics

#### Table 3.35. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
T <sub>RF</sub> <sup>1</sup>	Differential rise/fall time	20% to 80%	-	80	—	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance	_	80	100	120	Ω
J <sub>TX_DDJ</sub> <sup>3, 4</sup>	Output data deterministic jitter	_	_	_	0.17	UI
J <sub>TX_TJ</sub> <sup>2, 3, 4</sup>	Total output data jitter	_	_	_	0.35	UI

Notes:

1. Rise and Fall times measured with board trace, connector and approximately 2.5 pf load.

- 2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
- 3. Jitter values are measured with each CML output AC coupled into a 50  $\Omega$  impedance (100  $\Omega$  differential impedance).
- 4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.



# 3.30. SMPTE SD/HD-SDI/3G-SDI (Serial Digital Interface) Electrical and Timing Characteristics

### 3.30.1. AC and DC Characteristics

#### Table 3.39. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
BR <sub>SDO</sub>	Serial data rate	—	270	—	2975	Mb/s
T <sub>JALIGNMENT</sub> <sup>2</sup>	Serial output jitter, alignment	270 Mb/s <sup>6</sup>	—	—	0.2	UI
T <sub>JALIGNMENT</sub> <sup>2</sup>	Serial output jitter, alignment	1485 Mb/s	—	—	0.2	UI
T <sub>JALIGNMENT</sub> <sup>1, 2</sup>	Serial output jitter, alignment	2970 Mb/s	—	—	0.3	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	270 Mb/s <sup>6</sup>	—	—	0.2	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	1485 Mb/s	—	—	1	UI
T <sub>JTIMING</sub>	Serial output jitter, timing	2970 Mb/s	—	—	2	UI

Notes:

1. Timing jitter is measured in accordance with SMPTE serial data transmission standards.

- 2. Jitter is defined in accordance with SMPTE RP1 184-1996 as: jitter at an equipment output in the absence of input jitter.
- 3. All Tx jitter are measured at the output of an industry standard cable driver, with the Lattice SERDES device configured to  $50 \Omega$  output impedance connecting to the external cable driver with differential signaling.
- 4. The cable driver drives: RL=75  $\Omega$ , AC-coupled at 270, 1485, or 2970 Mb/s.
- 5. All LFE5UM/LFE5UM5G devices are compliant with all SMPTE compliance tests, except 3G-SDI Level-A pathological compliance pattern test.
- 6. 270 Mb/s is supported with Rate Divider only.

#### Table 3.40. Receive

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
BR <sub>SDI</sub>	Serial input data rate	—	270		2970	Mb/s

#### Table 3.41. Reference Clock

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
F <sub>VCLK</sub>	Video output clock frequency	—	54	_	148.5	MHz
DCv	Duty cycle, video clock	—	45	50	55	%

**Note**: SD-SDI (270 Mb/s) is supported with Rate Divider only. For Single Rate: Reference Clock = 54 MHz and Rate Divider = /2. For Tri-Rate: Reference Clock = 148.5 MHz and Rate Divider = /11.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



# 3.31. sysCONFIG Port Timing Specifications

Over recommended operating conditions.

### Table 3.42. ECP5/ECP5-5G sysCONFIG Port Timing Specifications

Symbol	Parameter		Min	Max	Unit
POR, Config	uration Initialization, and Wakeup		'		
t <sub>ICFG</sub>	Time from the Application of $V_{CC}$ , $V_{CCAUX}$ or $V_{CCI08}$ (whichever is the last) to the rising edge of INITN	-	_	33	ms
t <sub>VMC</sub>	Time from t <sub>ICFG</sub> to the valid Master CCLK	_	_	5	us
t <sub>cz</sub>	CCLK from Active to High-Z	_	_	300	ns
Master CCL	K	1	1	1	
f <sub>MCLK</sub>	Frequency	All selected frequencies	-20	20	%
t <sub>MCLK-DC</sub>	Duty Cycle	All selected frequencies	40	60	%
All Configur	ation Modes				
t <sub>PRGM</sub>	PROGRAMN LOW pulse accepted	-	110	_	ns
t <sub>PRGMRJ</sub>	PROGRAMN LOW pulse rejected	_	_	50	ns
t <sub>INITL</sub>	INITN LOW time	—	_	55	ns
t <sub>dppint</sub>	PROGRAMN LOW to INITN LOW	—	_	70	ns
t <sub>dppdone</sub>	PROGRAMN LOW to DONE LOW	_	_	80	ns
t <sub>IODISS</sub>	PROGRAMN LOW to I/O Disabled	—	_	150	ns
Slave SPI				'	
f <sub>CCLK</sub>	CCLK input clock frequency	-	—	60	MHz
t <sub>CCLKH</sub>	CCLK input clock pulsewidth HIGH	-	6	_	ns
t <sub>CCLKL</sub>	CCLK input clock pulsewidth LOW	_	6	_	ns
t <sub>stsu</sub>	CCLK setup time	-	1	_	ns
t <sub>sth</sub>	CCLK hold time	-	1	_	ns
t <sub>sтсо</sub>	CCLK falling edge to valid output	-	_	10	ns
t <sub>stoz</sub>	CCLK falling edge to valid disable	-	—	10	ns
t <sub>stov</sub>	CCLK falling edge to valid enable	_	_	10	ns
t <sub>scs</sub>	Chip Select HIGH time	-	25	_	ns
t <sub>scss</sub>	Chip Select setup time	-	3	_	ns
t <sub>scsн</sub>	Chip Select hold time	-	3	_	ns
Master SPI			,		
f <sub>CCLK</sub>	Max selected CCLK output frequency	—	_	62	MHz
t <sub>CCLKH</sub>	CCLK output clock pulse width HIGH	_	3.5	—	ns
t <sub>CCLKL</sub>	CCLK output clock pulse width LOW	—	3.5	—	ns
t <sub>stsu</sub>	CCLK setup time	—	5	—	ns
t <sub>sтн</sub>	CCLK hold time	_	1	—	ns
t <sub>CSSPI</sub>	INITN HIGH to Chip Select LOW	—	100	200	ns
t <sub>CFGX</sub>	INITN HIGH to first CCLK edge	—	_	150	ns
Slave Serial					
f <sub>CCLK</sub>	CCLK input clock frequency	_	_	66	MHz
t <sub>ssch</sub>	CCLK input clock pulse width HIGH	_	5	_	ns
t <sub>SSCL</sub>	CCLK input clock pulse width LOW	_	5	-	ns
t <sub>suscdi</sub>	CCLK setup time		0.5	_	ns
t <sub>HSCDI</sub>	CCLK hold time	—	1.5	—	ns

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



# 4. Pinout Information

# 4.1. Signal Descriptions

Signal Name	I/O	Description
General Purpose		
P[L/R] [Group Number]_[A/B/C/D]	1/0	<ul> <li>[L/R] indicates the L (Left), or R (Right) edge of the device. [Group Number] indicates the PIO [A/B/C/D] group.</li> <li>[A/B/C/D] indicates the PIO within the PIC to which the pad is connected.</li> <li>Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration.</li> <li>PIO A and B are grouped as a pair, and PIO C and D are group as a pair. Each pair supports true LVDS differential input buffer. Only PIO A and B pair supports true LVDS differential output buffer.</li> <li>Each A/B and C/D pair supports programmable on/off differential input termination of 100 Ω.</li> </ul>
P[T/B][Group Number]_[A/B]	I/O	<ul> <li>[T/B] indicates the T (top) or B (bottom) edge of the device. [Group Number] indicates the PIO [A/B] group.</li> <li>[A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with sysConfig pins. These pins, when not used as configuration pins, can be programmed as I/Os for user logic. During configuration, the pins not used in configuration are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration.</li> <li>PIOs on top and bottom do not support differential input signaling or true LVDS output signaling, but it can support emulated differential output buffer.</li> <li>PIO A/B forms a pair of emulated differential output buffer.</li> </ul>
GSRN		Global RESET signal (active low). Any I/O pin can be GSRN.
NC	_	No connect.
RESERVED	_	This pin is reserved and should not be connected to anything on the board.
GND	_	Ground. Dedicated pins.
V <sub>cc</sub>	_	Power supply pins for core logic. Dedicated pins. V <sub>CC</sub> = 1.1 V (ECP5), 1.2 V (ECP5UM5G)
Vccaux	_	Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers. $V_{CCAUX} = 2.5 V$ .
V <sub>CCIOx</sub>	_	Dedicated power supply pins for I/O bank x. $V_{\text{CCIO8}}$ is used for configuration and JTAG.
VREF1_x	-	Reference supply pins for I/O bank x. Pre-determined shared pin in each bank are assigned as VREF1 input. When not used, they may be used as I/O pins.
PLL, DLL and Clock Functions	1	
[LOC][_GPLL[T, C]_IN	I	General Purpose PLL (GPLL) input pads: [LOC] = ULC, LLC, URC and LRC, T = true and C = complement. These pins are shared I/O pins. When not configured as GPLL input pads, they can be used as general purpose I/O pins.
GR_PCLK[Bank][num]	I	General Routing Signals in Banks 0, 1, 2, 3, 4, 6 and 7. There are two in each bank ([num] = 0, 1). Refer to ECP5 sysClock PLL/DLL Design and Usage Guide (TN1263). These pins are shared I/O pins. When not configured as GR pins, they can be used as general purpose I/O pins.
PCLK[T/C][Bank]_[num]	I/O	General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0, 1, 2, 3, 6 and 7). There are two in each bank ([num] = 0, 1). These are shared I/ O pins. When not configured as PCLK pins, they can be used as general purpose I/O pins.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



#### (Continued)

Date	Version	Section	Change Summary
August 2014	1.2	DC and Switching Characteristics	SERDES High-Speed Data Receiver section. Updated Table 3.26. Serial Input Data Specifications, Table 3.28. Receiver Total Jitter Tolerance Specification, and Table 3.29. External Reference Clock Specification (refclkp/refclkn).
			Modified section heading to XXAUI/CPRI LV E.30 Electrical and Timing Characteristics. Updated Table 3.33 Transmit and Table 3.34. Receive and Jitter Tolerance.
			Modified section heading to CPRI LV E.24 Electrical and Timing Characteristics. Updated Table 3.35. Transmit and Table 3.36. Receive and Jitter Tolerance.
			Modified section heading to Gigabit Ethernet/SGMII/CPRI LV E.12 Electrical and Timing Characteristics. Updated Table 3.37. Transmit and Table 3.38. Receive and Jitter Tolerance.
June 2014	1.1	Ordering Information	Updated ECP5/ECP5-5G Part Number Description and Ordering Part Numbers sections.
March 2014	1.0	All	Initial release.