# E. Lattice Semiconductor Corporation - <u>LFE5UM-85F-7BG381I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	21000
Number of Logic Elements/Cells	84000
Total RAM Bits	3833856
Number of I/O	205
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	381-FBGA
Supplier Device Package	381-CABGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-85f-7bg381i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Contents

Acronyms in This Document	9
1. General Description	10
1.1. Features	10
2. Architecture	12
2.1. Overview	12
2.2. PFU Blocks	13
2.2.1. Slice	14
2.2.2. Modes of Operation	17
2.3. Routing	
2.4. Clocking Structure	
2.4.1. sysCLOCK PLL	
2.5. Clock Distribution Network	19
2.5.1. Primary Clocks	20
2.5.2. Edge Clock	21
2.6. Clock Dividers	22
2.7. DDRDLL	23
2.8. svsMEM Memory	24
2.8.1. sysMEM Memory Block	
2.8.2 Bus Size Matching	25
2.8.3 RAM Initialization and ROM Operation	
2.8.4 Memory Cascading	
2.8.5 Single Dual and Pseudo-Dual Port Modes	25
2.8.6 Memory Core Reset	26
2.9 svsDSP™ Slice	26
2.9.1. sysDSP Slice Approach Compared to General DSP	26
2.9.2 sysDSP Slice Architecture Features	20
2.10 Programmable I/O Cells	30
2 11 PIO	32
2 11 1 Innut Register Block	32
2 11 2 Output Register Block	32
2 12 Tristate Register Block	34
2.12. DDR Memory Support	
2 13 1 DOS Grouping for DDR Memory	
2 13 2 DLL Calibrated DOS Delay and Control Block (DOSBLE)	
2.13.2, DEL cambrated DQ3 Delay and control block (DQ3D01)	
2.14. Syst/O Buffer Banks	20 20
2.14.2 Typical cycl/O L/O Pobayiar during Dowar up	
2.14.2. Typical syst/O f/O Benaviol during Power-up	
2.14.4 On Chin Programmable Termination	
2.14.5 Hot Sockoting	40
2.14.5. Hot Socketting	40
	41
2.13.1. SERDES DIOCK	
2,12,2, PW	
2.10.5. SERVES CHEHL HILEHALE BUS	
2.10. FIEXINE DUAI SERDES AFCHILECTURE	
2.17. IEEE 1149.1-Compliant Boundary Scan Testability	
2.18. Device Configuration	
2.18.1. Ennanced Configuration Options	
2.18.2. Single Event Upset (SEU) Support	45
2.18.3. Un-Chip Uscillator	
2.19. Density Shifting	
3. DC and Switching Characteristics	47

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# 2. Architecture

# 2.1. Overview

Each ECP5/ECP5-5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM<sup>™</sup> Embedded Block RAM (EBR) and rows of sysDSP<sup>™</sup> Digital Signal Processing slices, as shown in Figure 2.1 on page 13. The LFE5-85 devices have three rows of DSP slices, the LFE5-45 devices have two rows, and both LFE5-25 and LFE5-12 devices have one. In addition, the LFE5UM/LFE5UM5G devices contain SERDES Duals on the bottom of the device.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array.

The ECP5/ECP5-5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, ECP5/ECP5-5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The ECP5 devices feature up to four embedded 3.2 Gb/s SERDES channels, and the ECP5-5G devices feature up to four embedded 5 Gb/s SERDES channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of two SERDES channels, along with its Physical Coding Sublayer (PCS) block, creates a dual DCU (Dual Channel Unit). The functionality of the SERDES/PCS duals can be controlled by SRAM cell settings during device configuration or by registers that are addressable during device operation. The registers in every dual can be programmed via the SERDES Client Interface (SCI). These DCUs (up to two) are located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the ECP5/ECP5-5G devices are arranged in seven banks (eight banks for LFE5-85 devices in caBGA756 and caBGA554 packages), allowing the implementation of a wide variety of I/O standards. One of these banks (Bank 8) is shared with the programming interfaces. Half of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit pairs, and all pairs on left and right can be configured as LVDS receive pairs. The PIC logic in the left and right banks also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and LPDDR3.

The ECP5/ECP5-5G registers in PFU and sysl/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5-5G architecture provides up to four Delay-Locked Loops (DLLs) and up to four Phase-Locked Loops (PLLs). The PLL and DLL blocks are located at the corners of each device.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located at the bottom of each device, to the left of the SERDES blocks. Every device in the ECP5/ECP5-5G family supports a sysCONFIG<sup>™</sup> ports located in that same corner, powered by Vccio8, allowing for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.





Figure 2.2. PFU Diagram

#### 2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 through Slice 2 are configured as distributed memory, and Slice 3 is used as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Clico	PFU (Used in Dis	PFU (Used in Distributed SRAM)		Distributed SRAM)
Resources Modes		Modes	Resources	Modes
Slice 0	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 1	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 2	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM

Table 2.1. Resources and Modes Available per Slice

Figure 2.3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.

Each slice has 14 input signals, 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are five outputs, four to routing and one to carry-chain (to the adjacent PFU). There are two inter slice/ PFU output signals that are used to support wider LUT functions, such as LUT6, LUT7 and LUT8. Table 2.2 and Figure 2.3 list the signals associated with all the slices. Figure 2.4 on page 16 shows the connectivity of the inter-slice/PFU signals that support LUT5, LUT6, LUT7 and LUT8.



# 2.3. Routing

There are many resources provided in the ECP5/ECP5-5G devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The ECP5/ECP5-5G family has an enhanced routing architecture that produces a compact design. The Diamond design software tool suites take the output of the synthesis tool and places and routes the design.

# 2.4. Clocking Structure

ECP5/ECP5-5G clocking structure consists of clock synthesis blocks (sysCLOCK PLL); balanced clock tree networks (PCLK and ECLK trees); and efficient clock logic modules (CLOCK DIVIDER and Dynamic Clock Select (DCS), Dynamic Clock Control (DCC) and DLL). All of these functions are described below.

# 2.4.1. sysCLOCK PLL

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The devices in the ECP5/ECP5-5G family support two to four full-featured General Purpose PLLs. The sysCLOCK PLLs provide the ability to synthesize clock frequencies.

The architecture of the PLL is shown in Figure 2.5. A description of the PLL functionality follows.

CLKI is the reference frequency input to the PLL and its source can come from two different external CLK inputs or from internal routing. A non-glitchless 2-to-1 input multiplexor is provided to dynamically select between two different external reference clock sources. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the PLL which can come from internal feedback path, routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLL has four clock outputs CLKOP, CLKOS, CLKOS2 and CLKOS3. Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the primary clock network. Only CLKOP and CLKOS outputs can go to the edge clock network.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the PHASESEL, PHASEDIR, PHASESTEP, and PHASELOADREG ports.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected.









Figure 2.8. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

# 2.6. Clock Dividers

ECP5/ECP5-5G devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a  $\div 2$ ,  $\div 3.5$  mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal.

The clock dividers can be fed from selected PLL outputs, external primary clock pins multiplexed with the DDRDEL Slave Delay or from routing. The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets input and asynchronously forces all outputs to low. The SLIP signal slips the outputs one cycle relative to the input clock. For further information on clock dividers, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263). Figure 2.9 shows the clock divider connections.



Figure 2.9. ECP5/ECP5-5G Clock Divider Sources





Figure 2.15. Detailed sysDSP Slice Diagram





\*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

#### Figure 2.20. Output Register Block on Left and Right Sides

Name	Туре	Description
Q	Output	High Speed Data Output
D	Input	Data from core to output SDR register
D[1:0]/D[3:0]/ D[6:0]	Input	Low Speed Data from device core to output DDR register
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output

#### Table 2.9. Output Block Port Description

# 2.12. Tristate Register Block

The tristate register block registers tristate control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output. In DDR operation used mainly for DDR memory interface can be implemented on the left and right sides of the device. Here two inputs feed the tristate registers clocked by both ECLK and SCLK.

Figure 2.21 and Figure 2.22 show the Tristate Register Block functions on the device. For detailed description of the tristate register block modes and usage, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).



Figure 2.21. Tristate Register Block on Top Side



ECP5/ECP5-5G devices contain two types of sysI/O buffer pairs:

• Top (Bank 0 and Bank 1) and Bottom (Bank 8 and Bank 4) sysIO Buffer Pairs (Single-Ended Only)

The sysI/O buffers in the Banks at top and bottom of the device consist of ratioed single-ended output drivers and single-ended input buffers. The I/Os in these banks are not usually used as a pair, except when used as emulated differential output pair. They are used as individual I/Os and be configured as different I/O modes, as long as they are compatible with the  $V_{CCIO}$  voltage in the bank. When used as emulated differential outputs, the pair can be used together.

The top and bottom side IOs also support hot socketing. They support IO standards from 3.3 V to 1.2 V. They are ideal for general purpose I/Os, or as ADDR/CMD bus for DDR2/DDR3 applications, or for used as emulated differential signaling.

Bank 4 I/O only exists in the LFE5-85 device.

Bank 8 is a bottom bank that shares with sysConfig I/Os. During configuration, these I/Os are used for programming the device. Once the configuration is completed, these I/Os can be released and user can use these I/Os for functional signals in his design.

The top and bottom side pads can be identified by the Lattice Diamond tool.

Left and Right (Banks 2, 3, 6 and 7) sysI/O Buffer Pairs (50% Differential and 100% Single-Ended Outputs)

The sysI/O buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two single-ended input buffers (both ratioed and referenced) and half of the sysI/O buffer pairs (PIOA/B pairs) also has a high-speed differential output driver. One of the referenced input buffers can also be configured as a differential input. In these banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

In addition, programmable on-chip input termination (parallel or differential, static or dynamic) is supported on these sides, which is required for DDR3 interface. However, there is no support for hot-socketing for the I/O pins located on the left and right side of the device as the PCI clamp is always enabled on these pins.

LVDS differential output drivers are available on 50% of the buffer pairs on the left and right banks.

# 2.14.2. Typical sysI/O I/O Behavior during Power-up

The internal Power-On-Reset (POR) signal is deactivated when  $V_{CC}$ ,  $V_{CCIO8}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in ECP5/ECP5-5G devices, see the list of technical documentation in Supplemental Information section on page 102.

The V<sub>CC</sub> and V<sub>CCAUX</sub> supply the power to the FPGA core fabric, whereas the V<sub>CCIO</sub> supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. V<sub>CCIO</sub> supplies should be powered-up before or together with the V<sub>CC</sub> and V<sub>CCAUX</sub> supplies.

# 2.14.3. Supported sysI/O Standards

The ECP5/ECP5-5G sysI/O buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individual configuration options for drive strength, slew rates, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSUL. Differential standards supported include LVDS, differential SSTL and differential HSUL. For further information on utilizing the sysI/O buffer to support a variety of standards, refer to ECP5 and ECP5-5G sysIO Usage Guide (TN1262).



# 2.18. Device Configuration

All ECP5/ECP5-5G devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration, and the sysCONFIG port, support dual-byte, byte and serial configuration. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are 11 dedicated pins for TAP and sysConfig supports (TDI, TDO, TCK, TMS, CFG[2:0], PROGRAMN, DONE, INITN and CCLK). The remaining sysCONFIG pins are used as dual function pins. Refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260) for more information about using the dual-use pins as general purpose I/Os.

There are various ways to configure an ECP5/ECP5-5G device:

- JTAG
- Standard Serial Peripheral Interface (SPI) Interface to boot PROM Support x1, x2, x4 wide SPI memory interfaces.
- System microprocessor to drive a x8 CPU port SPCM mode
- System microprocessor to drive a serial slave SPI port (SSPI mode)
- Slave Serial model (SCM)

On power-up, the FPGA SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port.

ECP5/ECP5-5G devices also support the Slave SPI Interface. In this mode, the FPGA behaves like a SPI Flash device (slave mode) with the SPI port of the FPGA to perform read-write operations.

#### 2.18.1. Enhanced Configuration Options

ECP5/ECP5-5G devices have enhanced configuration features such as: decryption support, decompression support, TransFR™ I/O and dual-boot and multi-boot image support.

#### TransFR (Transparent Field Reconfiguration)

TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. Refer to Minimizing System Interruption During Configuration Using TransFR Technology (TN1087) for details.

#### **Dual-Boot and Multi-Boot Image Support**

Dual-boot and multi-boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the ECP5/ECP5-5G devices can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the ECP5/ECP5-5G device can revert back to the original backup golden configuration and try again. This all can be done without power cycling the system. For more information, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260).

# 2.18.2. Single Event Upset (SEU) Support

ECP5/ECP5-5G devices support SEU mitigation with three supporting functions:

- SED Soft Error Detect
- SEC Soft Error Correction
- SEI Soft Error Injection

ECP5/ECP5-5G devices have dedicated logic to perform Cycle Redundancy Code (CRC) checks. During configuration, the configuration data bitstream can be checked with the CRC logic block. In addition, the ECP5/ECP5-5G device can also be programmed to utilize a Soft Error Detect (SED) mode that checks for soft errors in configuration SRAM. The SED operation can be run in the background during user mode. If a soft error occurs, during user mode (normal operation) the device can be programmed to generate an error signal.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# 3.14.8. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard and relies on the advantage of its use of smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The ECP5/ECP5-5G devices can receive differential input up to 800 Mb/s with its LVDS input buffer. This LVDS input buffer is used to meet the SLVS input standard specified by the JEDEC standard. The SLVS output parameters are compared to ECP5/ECP5-5G LVDS input parameters, as listed in Table 3.18.

#### Table 3.18. Input to SLVS

Parameter	ECP5/ECP5-5G LVDS Input	SLVS Output	Unit
Vcm (min)	50	150	mV
Vcm (max)	2350	250	mV
Differential Voltage (min)	100	140	mV
Differential Voltage (max)	—	270	mV

ECP5/ECP5-5G does not support SLVS output. However, SLVS output can be created using ECP5/ECP5-5G LVDS outputs by level shift to meet the low Vcm/Vod levels required by SLVS. Figure 3.5 shows how the LVDS output can be shifted external to meet SLVS levels.



Figure 3.5. SLVS Interface

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# 3.18. External Switching Characteristics

Over recommended commercial operating conditions.

#### Table 3.22. ECP5/ECP5-5G External Switching Characteristics

Dawawashaw	remeter Description -8		-7		-6		11		
Parameter	Description	Device	Min	Max	Min	Max	Min	Max	Unit
Clocks									
Primary Clock									
f <sub>MAX_PRI</sub>	Frequency for Primary Clock Tree	_	—	370	—	303	—	257	MHz
t <sub>w_pri</sub>	Clock Pulse Width for Primary Clock	_	0.8	—	0.9	-	1.0	-	ns
t <sub>skew_pri</sub>	Primary Clock Skew within a Device	_	_	420	_	462	_	505	ps
Edge Clock									
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock Tree	_	_	400	_	350	_	312	MHz
tw_edge	Clock Pulse Width for Edge Clock	_	1.175	—	1.344		1.50		ns
t <sub>skew_edge</sub>	Edge Clock Skew within a Bank	—	_	160	_	180	—	200	ps
Generic SDR Input									
General I/O Pin Pa	arameters Using Dedicated Primary	Clock Input w	ithout PL	L					
t <sub>co</sub>	Clock to Output - PIO Output Register	All Devices	—	5.4	_	6.1	—	6.8	ns
t <sub>su</sub>	Clock to Data Setup - PIO Input Register	All Devices	0	_	0	-	0	-	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	All Devices	2.7	_	3	-	3.3	-	ns
t <sub>su_del</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	All Devices	1.2	_	1.33	_	1.46	_	ns
t <sub>h_del</sub>	Clock to Data Hold - PIO Input Register with Data Input Delay	All Devices	0	_	0	_	0	_	ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All Devices	_	400	_	350	_	312	MHz
General I/O Pin Pa	arameters Using Dedicated Primary	Clock Input w	ith PLL						
t <sub>copll</sub>	Clock to Output - PIO Output Register	All Devices	_	3.5	_	3.8	_	4.1	ns
t <sub>supll</sub>	Clock to Data Setup - PIO Input Register	All Devices	0.7	_	0.78	-	0.85	_	ns
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	All Devices	0.8	_	0.89	_	0.98	_	ns
t <sub>su_delpll</sub>	Clock to Data Setup - PIO Input Register with Data Input Delay	All Devices	1.6	_	1.78	_	1.95	_	ns

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.





Figure 3.9. Transmit TX.CLK.Aligned Waveforms

#### Receiver – Shown for one LVDS Channel



#### Transmitter - Shown for one LVDS Channel



Figure 3.10. DDRX71 Video Timing Waveforms

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# 3.25.2. PCIe (5 Gb/s) – Preliminary AC and DC Characteristics

Over recommended operating conditions.

#### Table 3.31. PCIe (5 Gb/s)

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Transmit <sup>1</sup>						
UI	Unit Interval	—	199.94	200	200.06	ps
B <sub>WTX-PKG-PLL2</sub>	Tx PLL bandwidth corresponding to PKGTX-PLL2	-	5	_	16	MHz
P <sub>KGTX-PLL2</sub>	Tx PLL Peaking	-	_	—	1	dB
V <sub>TX-DIFF-PP</sub>	Differential p-p Tx voltage swing	-	0.8	—	1.2	V, p-р
V <sub>TX-DIFF-PP-LOW</sub>	Low power differential p-p Tx voltage swing	-	0.4	_	1.2	V, p-p
V <sub>TX-DE-RATIO-3.5dB</sub>	Tx de-emphasis level ratio at 3.5dB	-	3	—	4	dB
V <sub>TX-DE-RATIO-6dB</sub>	Tx de-emphasis level ratio at 6dB	-	5.5	_	6.5	dB
T <sub>MIN-PULSE</sub>	Instantaneous lone pulse width	_		_	_	UI
T <sub>TX-RISE-FALL</sub>	Transmitter rise and fall time	_		_	_	UI
T <sub>TX-EYE</sub>	Transmitter Eye, including all jitter sources	_	0.75	_	_	UI
T <sub>TX-DJ</sub>	Tx deterministic jitter > 1.5 MHz	_	_	_	0.15	UI
T <sub>TX-RJ</sub>	Tx RMS jitter < 1.5 MHz	-	-	_	3	ps, RMS
T <sub>RF-MISMATCH</sub>	Tx rise/fall time mismatch	-	_	—		UI
	Tx Differential Return Loss, including	50 MHz < freq < 1.25 GHz	10	_	_	dB
INLTX-DIFF	package and silicon	1.25 GHz < freq < 2.5 GHz	8	_	_	dB
R <sub>LTX-CM</sub>	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	6	_	-	dB
Z <sub>TX-DIFF-DC</sub>	DC differential Impedance	-	_	—	120	Ω
V <sub>TX-CM-AC-PP</sub>	Tx AC peak common mode voltage, peak-peak	-	-	—		mV, p-p
I <sub>TX-SHORT</sub>	Transmitter short-circuit current	_	-	_	90	mA
V <sub>TX-DC-CM</sub>	Transmitter DC common-mode voltage	_	0	_	1.2	v
V <sub>TX-IDLE-DIFF-DC</sub>	Electrical Idle Output DC voltage	-	0	_	5	mV
V <sub>TX-IDLE-DIFF-AC-p</sub>	Electrical Idle Differential Output peak voltage	_	_	_		mV
V <sub>TX-RCV-DETECT</sub>	Voltage change allowed during Receiver Detect	_	_	_	600	mV
T <sub>TX-IDLE-MIN</sub>	Min. time in Electrical Idle	-	20	—	_	ns
T <sub>TX-IDLE-SET-TO-IDLE</sub>	Max. time from El Order Set to valid Electrical Idle	_	_	_	8	ns
T <sub>TX-IDLE-TO-DIFF-DATA</sub>	Max. time from Electrical Idle to valid differential output	_	_	_	8	ns
L <sub>TX-SKEW</sub>	Lane-to-lane output skew	-	_	—		ps



# 3.27. XAUI/CPRI LV E.30 Electrical and Timing Characteristics

### 3.27.1. AC and DC Characteristics

Over recommended operating conditions.

#### Table 3.33. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
T <sub>RF</sub>	Differential rise/fall time	20% to 80%	_	80	—	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance	—	80	100	120	Ω
J <sub>TX_DDJ</sub> <sup>2, 3</sup>	Output data deterministic jitter	—	_	—	0.17	UI
J <sub>TX_TJ</sub> <sup>1, 2, 3</sup>	Total output data jitter	-	_	—	0.35	UI

Notes:

- 1. Total jitter includes both deterministic jitter and random jitter.
- 2. Jitter values are measured with each CML output AC coupled into a 50  $\Omega$  impedance (100  $\Omega$  differential impedance).
- 3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

Over recommended operating conditions.

#### Table 3.34. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
RL <sub>RX_DIFF</sub>	Differential return loss	From 100 MHz to 3.125 GHz	10	_	_	dB
RL <sub>RX_CM</sub>	Common mode return loss	From 100 MHz to 3.125 GHz	6	_	_	dB
Z <sub>RX_DIFF</sub>	Differential termination resistance		80	100	120	Ω
J <sub>RX_DJ</sub> <sup>1, 2, 3</sup>	Deterministic jitter tolerance (peak-to-peak)	—	—	—	0.37	UI
J <sub>RX_RJ</sub> 1, 2, 3	Random jitter tolerance (peak-to-peak)	—	—	-	0.18	UI
J <sub>RX_SJ</sub> <sup>1, 2, 3</sup>	Sinusoidal jitter tolerance (peak-to-peak)	-	_	-	0.10	UI
J <sub>RX_TJ</sub> <sup>1, 2, 3</sup>	Total jitter tolerance (peak-to-peak)	—	_	—	0.65	UI
T <sub>RX_EYE</sub>	Receiver eye opening	-	0.35	1	—	UI

Notes:

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.

2. Jitter values are measured with each high-speed input AC coupled into a 50  $\Omega$  impedance.

3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

# 3.28. CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics

### 3.28.1. AC and DC Characteristics

#### Table 3.35. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
T <sub>RF</sub> <sup>1</sup>	Differential rise/fall time	20% to 80%	-	80	—	ps
Z <sub>TX_DIFF_DC</sub>	Differential impedance	_	80	100	120	Ω
J <sub>TX_DDJ</sub> <sup>3, 4</sup>	Output data deterministic jitter	_	_	—	0.17	UI
J <sub>TX_TJ</sub> <sup>2, 3, 4</sup>	Total output data jitter	_	_	—	0.35	UI

Notes:

1. Rise and Fall times measured with board trace, connector and approximately 2.5 pf load.

- 2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
- 3. Jitter values are measured with each CML output AC coupled into a 50  $\Omega$  impedance (100  $\Omega$  differential impedance).
- 4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.





Figure 3.22. Master SPI Configuration Waveforms

# 3.32. JTAG Port Timing Specifications

Over recommended operating conditions.

#### Table 3.43. JTAG Port Timing Specifications

Symbol	Parameter	Min	Max	Units
f <sub>MAX</sub>	TCK clock frequency		25	MHz
t <sub>втсрн</sub>	TCK [BSCAN] clock pulse width high	20	—	ns
t <sub>btcpl</sub>	TCK [BSCAN] clock pulse width low	20	—	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	10	_	ns
t <sub>BTH</sub>	TCK [BSCAN] hold time	8	_	ns
t <sub>BTRF</sub>	TCK [BSCAN] rise/fall time	50	_	mV/ns
t <sub>втсо</sub>	TAP controller falling edge of clock to valid output		10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable		10	ns
t <sub>btcoen</sub>	TAP controller falling edge of clock to valid enable		10	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	ns
t <sub>btcrh</sub>	BSCAN test capture register hold time	25	_	ns
t <sub>витсо</sub>	BSCAN test update register, falling edge of clock to valid output		25	ns
t <sub>btuodis</sub>	BSCAN test update register, falling edge of clock to valid disable	—	25	ns
<b>t</b> btupoen	BSCAN test update register, falling edge of clock to valid enable	_	25	ns

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



# 4. Pinout Information

# 4.1. Signal Descriptions

Signal Name	I/O	Description
General Purpose		
P[L/R] [Group Number]_[A/B/C/D]	1/0	<ul> <li>[L/R] indicates the L (Left), or R (Right) edge of the device. [Group Number] indicates the PIO [A/B/C/D] group.</li> <li>[A/B/C/D] indicates the PIO within the PIC to which the pad is connected.</li> <li>Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration.</li> <li>PIO A and B are grouped as a pair, and PIO C and D are group as a pair. Each pair supports true LVDS differential input buffer. Only PIO A and B pair supports true LVDS differential output buffer.</li> <li>Each A/B and C/D pair supports programmable on/off differential input termination of 100 Ω.</li> </ul>
P[T/B][Group Number]_[A/B]	I/O	<ul> <li>[T/B] indicates the T (top) or B (bottom) edge of the device. [Group Number] indicates the PIO [A/B] group.</li> <li>[A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with sysConfig pins. These pins, when not used as configuration pins, can be programmed as I/Os for user logic. During configuration, the pins not used in configuration are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration.</li> <li>PIOs on top and bottom do not support differential input signaling or true LVDS output signaling, but it can support emulated differential output buffer.</li> <li>PIO A/B forms a pair of emulated differential output buffer.</li> </ul>
GSRN	1	Global RESET signal (active low). Any I/O pin can be GSRN.
NC	_	No connect.
RESERVED	_	This pin is reserved and should not be connected to anything on the board.
GND	_	Ground. Dedicated pins.
V <sub>cc</sub>	_	Power supply pins for core logic. Dedicated pins. V <sub>CC</sub> = 1.1 V (ECP5), 1.2 V (ECP5UM5G)
Vccaux	_	Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers. $V_{CCAUX} = 2.5 V$ .
V <sub>CCIOx</sub>	_	Dedicated power supply pins for I/O bank x. $V_{\text{CCIO8}}$ is used for configuration and JTAG.
VREF1_x	-	Reference supply pins for I/O bank x. Pre-determined shared pin in each bank are assigned as VREF1 input. When not used, they may be used as I/O pins.
PLL, DLL and Clock Functions	1	
[LOC][_GPLL[T, C]_IN	I	General Purpose PLL (GPLL) input pads: [LOC] = ULC, LLC, URC and LRC, T = true and C = complement. These pins are shared I/O pins. When not configured as GPLL input pads, they can be used as general purpose I/O pins.
GR_PCLK[Bank][num]	I	General Routing Signals in Banks 0, 1, 2, 3, 4, 6 and 7. There are two in each bank ([num] = 0, 1). Refer to ECP5 sysClock PLL/DLL Design and Usage Guide (TN1263). These pins are shared I/O pins. When not configured as GR pins, they can be used as general purpose I/O pins.
PCLK[T/C][Bank]_[num]	I/O	General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0, 1, 2, 3, 6 and 7). There are two in each bank ([num] = 0, 1). These are shared I/ O pins. When not configured as PCLK pins, they can be used as general purpose I/O pins.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





Pin Information Summary		LFE5UM/ LFE5UM5G-25		LFE5UM/LFE5UM5G-45			LFE5UM/LFE5UM5G-85			
Pin Type		285 csfBG	381 caBGA	285 csfBGA	381 caBG	554 caBGA	285 csfBGA	381 caBG	554 caBGA	756 caBGA
ТАР		4	4	4	4	4	4	4	4	4
Miscellaneous Dedicated Pins		7	7	7	7	7	7	7	7	7
GND		83	59	83	59	113	83	59	113	166
NC		1	8	1	2	33	1	0	17	29
Reserved		0	2	0	2	4	0	2	4	4
SERDES		14	28	14	28	28	14	28	28	28
	VCCA0	2	2	2	2	6	2	2	6	8
VCCA (SERDES)	VCCA1	0	2	0	2	6	0	2	6	9
	VCCAUXA0	2	2	2	2	2	2	2	2	2
VCCAUX (SERDES)	VCCAUXA1	0	2	0	2	2	0	2	2	2
GNDA (SERDES)		26	26	26	26	49	26	26	49	60
Total Balls		285	381	285	381	554	285	381	554	756
	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	10/8	16/8	10/8	16/8	16/8	10/8	17/9	16/8	24/12
High Speed Differential Input / Output Pairs	Bank 3	14/7	16/8	14/7	16/8	24/12	14/7	16/8	24/12	32/16
	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 6	13/6	16/8	13/6	16/8	24/12	13/6	16/8	24/12	32/16
	Bank 7	8/6	16/8	8/6	16/8	16/8	8/6	16/8	16/8	24/12
	Bank 8	0	0	0	0	0	0	0	0	0
Total High Speed Differential I/O Pairs		45/2	64/32	45/27	64/3	80/40	45/27	65/3	80/40	112/5
	Bank 0	0	0	0	0	0	0	0	0	0
DOS Groups	Bank 1	0	0	0	0	0	0	0	0	0
	Bank 2	1	2	1	2	2	1	2	2	3
(> 11 pins in group)	Bank 3	2	2	2	2	3	2	2	3	4
	Bank 4	0	0	0	0	0	0	0	0	0
	Bank 6	2	2	2	2	3	2	2	3	4
	Bank 7	1	2	1	2	2	1	2	2	3
	Bank 8	0	0	0	0	0	0	0	0	0
Total DQS Groups		6	8	6	8	10	6	8	10	14



# **Revision History**

Date	Version	Section	Change Summary				
March 2018	1.9	All	Updated formatting and page referencing.				
		General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-45.				
		Architecture	Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. Updated footnote #1.				
		DC and Switching	Updated Table 3.2. Recommended Operating Conditions.				
		Characteristics	Added 2 rows and updated values in Table 3.7. DC Electrical Characteristics.				
			Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby).				
			Updated Table 3.11. sysl/O Recommended Operating Conditions.				
			Updated Table 3.12. Single-Ended DC Characteristics.				
		Updated Table 3.13. LVDS.					
		Updated Table 3.14. LVDS25E DC Conditions.					
		Updated Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed.					
		Updated Table 3.28. Receiver Total Jitter Tolerance Specification.					
			Updated header name of section 3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics.				
			Updated header name of section 3.29 Gigabit Ethernet/CGMII(1, 25Gbps)/CBRI LVE 12 Electrical and Timing				
			Characteristics				
		Pinout Information	Updated table in section 4.3.2 LFE5U.				
		Ordering Information	Added table rows in 5.2.1 Commercial.				
			Added table rows in 5.2.2 Industrial.				
		Supplemental Information	Updated For Further Information section.				
November 2017	1.8	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-12 and LFE5U-25.				



#### (Continued)

Date	Version	Section	Change Summary			
August 2014	1.2	All	Changed document status from Advance to Preliminary.			
		General Description	Updated Features section.			
			Deleted Serial RapidIO protocol under Embedded SERDES.			
			Corrected data rate under Pre-Engineered Source Synchronous			
			Changed DD3. LPDDR3 to DDR2/3, LPDDR2/3.			
			Mentioned transmit de-emphasis "pre- and post-cursors".			
		Architecture	Updated Overview section.			
			Revised description of PFU blocks.			
			<ul> <li>Specified SRAM cell settings in describing the control of SERDES/PCS duals.</li> </ul>			
			Updated SERDES and Physical Coding Sublayer section.			
			Changed PCI Express 2.0 to PCI Express Gen1 and Gen2.			
			Deleted Serial RapidIO protocol.			
			<ul> <li>Updated Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support.</li> </ul>			
			Updated On-Chip Oscillator section.			
			• Deleted "130 MHz ±15% CMOS" oscillator.			
			<ul> <li>Updated Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)</li> </ul>			
		DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Added supply voltages			
			V <sub>CCA</sub> and V <sub>CCAUXA</sub> .			
			Updated sysI/O Recommended Operating Conditions section. Revised HSULD12D VCCIO values and removed table note.			
			Updated sysI/O Single-Ended DC Electrical Characteristics section. Revised some values for SSTL15 _I, SSTL15 _II, SSTL135_I, SSTL15_II, and HSUL12.			
			Updated External Switching Characteristics section. Changed parameters to $t_{\text{SKEW}_{PR}}V_{\text{CCA}}$ and $t_{\text{SKEW}_{\text{EDGE}}}$ and added LFE5-85 as device.			
			Updated ECP5 Family Timing Adders section. Added SSTL135_II buffer type data. Removed LVCMOS33_20mA, LVCMOS25_20mA, LVCMOS25_16mA, LVCMOS25D_16mA, and LVCMOS18_16mA buffer types. Changed buffer type to LVCMOS12_4mA and LVCMOS12_8mA.			
			Updated Maximum I/O Buffer Speed section. Revised Max values.			
			Updated sysCLOCK PLL Timing section. Revised t <sub>DT</sub> Min and Max values. Revised t <sub>OPJIT</sub> Max value. Revised number of samples in table note 1.			
			Updated SERDES High-Speed Data Transmitter section. Updated Table 3.24. Serial Output Timing and Levels and Table 3.25. Channel Output Jitter.			



7<sup>th</sup> Floor, 111 SW 5<sup>th</sup> Avenue Portland, OR 97204, USA T 503.268.8000 www.latticesemi.com