E. Lattice Semiconductor Corporation - LFE5UM-85F-7MG285I Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | 21000 |
| Number of Logic Elements/Cells | 84000 |
| Total RAM Bits | 3833856 |
| Number of I/O | 118 |
| Number of Gates | |
| Voltage - Supply | 1.045V ~ 1.155V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 285-LFBGA, CSPBGA |
| Supplier Device Package | 285-CSFBGA (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-85f-7mg285i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Copyright Notice

Copyright © 2014-2018 Lattice Semiconductor Corporation. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense, publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data.

Patents

The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor Corporation and/or its affiliates.

Trademark Acknowledgment

Lattice Semiconductor Corporation[®], the Lattice Semiconductor logo, Silicon Image[®], the Silicon Image logo, Instaport[®], the Instaport logo, InstaPrevue[®], Simplay[®], Simplay HD[®], the Simplay HD logo, Simplay Labs[™], the Simplay Labs logo, the SiBEAM Snap[™], the SiBEAM Snap logo, UltraGig[™], the UltraGig logo are trademarks or registered trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. HDMI[®] and the HDMI logo with High-Definition Multimedia Interface are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC. in the United States or other countries. MHL[®] and the MHL logo with Mobile High-Definition Link are trademarks or registered trademarks of, and are used under license from, MHL, LLC. in the United States and/or other countries. WirelessHD[®], the WirelessHD logo, WiHD[®] and the WiHD logo are trademarks, registered trademarks or service marks of SiBeam, Inc. in the United States or other countries. HDMI Licensing, LLC; Simplay Labs, LLC; and SiBeam, Inc. are wholly owned subsidiaries of Lattice Semiconductor Corporation.

All other trademarks and registered trademarks are the property of their respective owners in the United States or other countries. The absence of a trademark symbol does not constitute a waiver of Lattice Semiconductor's trademarks or other intellectual property rights with regard to a product name, logo or slogan.

Export Controlled Document

This document contains materials that are subject to the U.S. Export Administration Regulations and may also be subject to additional export control laws and regulations (collectively "Export Laws") and may be used only in compliance with such Export Laws. Unless otherwise authorized by an officer of Lattice Semiconductor Corporation in writing, this document and the information contained herein (a) may not be used in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, and (b) may not be re-exported or otherwise transferred to a third party who is known or suspected to be involved in relation to nuclear, biological or chemical weapons, or missiles capable of delivering these weapons, or to any sanctioned persons or entities.

Further Information

To request other materials, documentation, and information, contact your local Lattice Semiconductor sales office or visit the Lattice Semiconductor web site at <u>www.latticesemi.com</u>.

Disclaimers

These materials are provided on an "AS IS" basis. Lattice Semiconductor Corporation and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Lattice Semiconductor Corporation and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials. Lattice Semiconductor Corporation and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

Products and Services

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Lattice Semiconductor Corporation and/or its affiliates are provided on "AS IS" basis, except to the extent that Lattice Semiconductor Corporation and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, LATTICE SEMICONDUCTOR CORPORATION AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS PROVIDED BY LATTICE SEMICONDUCTOR CORPORATION AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION, EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER THAN AS PROVIDED IN THESE TERMS AND CONDITIONS.



Tables

| Table 1.1. ECP5 and ECP5-5G Family Selection Guide | 11 |
|---|----|
| Table 2.1. Resources and Modes Available per Slice | 14 |
| Table 2.2. Slice Signal Descriptions | 16 |
| Table 2.3. Number of Slices Required to Implement Distributed RAM | 17 |
| Table 2.4. PLL Blocks Signal Descriptions | 19 |
| Table 2.5. DDRDLL Ports List | 23 |
| Table 2.6. sysMEM Block Configurations | 25 |
| Table 2.7. Maximum Number of Elements in a Slice | 30 |
| Table 2.8. Input Block Port Description | |
| Table 2.9. Output Block Port Description | 34 |
| Table 2.10. Tristate Block Port Description | 35 |
| Table 2.11. DQSBUF Port List Description | |
| Table 2.12. On-Chip Termination Options for Input Modes | 40 |
| Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support | |
| Table 2.14. Available SERDES Duals per LFE5UM/LFE5UM5G Devices | |
| Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support | |
| Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal) | |
| Table 3.1. Absolute Maximum Ratings | |
| Table 3.2. Recommended Operating Conditions | |
| Table 3.3. Power Supply Ramp Rates | |
| Table 3.4. Power-On-Reset Voltage Levels | |
| Table 3.5. Hot Socketing Specifications | |
| Table 3.6. Hot Socketing Requirements | |
| Table 3.7. DC Electrical Characteristics | |
| Table 3.8. ECP5/ECP5-5G Supply Current (Standby) | |
| Table 3.9. ECP5UM | |
| Table 3.10. ECP5-5G | |
| Table 3.11. syst/O Recommended Operating Conditions | |
| Table 3.12. Single-Ended DC Characteristics | |
| Table 3.13. LVDS | |
| Table 3.14. LVDS25E DC Conditions | |
| Table 3.15. BLVDS25 DC Conditions | |
| Table 3.16. LVPECL33 DC Conditions | |
| Table 3.17. MLVDS25 DC Conditions | |
| | |
| Table 3.19. Pin-to-Pin Performance | |
| Table 3.20. Register-to-Register Performance | |
| Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed | |
| Table 3.22. EUPS/EUPS-SG External Switching Characteristics | |
| Table 3.23. sysclock PLL Timing | |
| Table 3.24. Serial Output Timing and Levels | |
| Table 3.25. Channel Output Jitter | |
| Table 3.25. SERDES/PCS Latency Breakdown | |
| Table 3.27. Serial input Data Specifications | |
| Table 3.20. External Deference Clerk Englishmetication (refeiler) | |
| Table 3.29. External Reference Clock Specification (refClkp/refClkff) | |
| ומור איז | |
| Table 2.22, CDDI 1V/2 E 49 Electrical and Timing Characteristics | |
| Table 2.32. CENTLVZ E.40 Electrical and Think Characteristics | |
| Table 2.3.1 Paraiva and litter Talerance | |
| Table 2.25 Transmit | |
| | 80 |



| Table 3.36. Receive and Jitter Tolerance | |
|---|----|
| Table 3.37. Transmit | |
| Table 3.38. Receive and Jitter Tolerance | |
| Table 3.39. Transmit | 82 |
| Table 3.40. Receive | 82 |
| Table 3.41. Reference Clock | 82 |
| Table 3.42. ECP5/ECP5-5G sysCONFIG Port Timing Specifications | 83 |
| Table 3.43. JTAG Port Timing Specifications | |
| Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces | |
| | |



1. General Description

The ECP5/ECP5-5G family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology making the devices suitable for high-volume, highspeed, and low-cost applications.

The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user I/Os. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards.

The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ ECP5-5G devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS.

The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements increase the performance of the SERDES to up to 5 Gb/s data rate.

The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for users to port designs from ECP5UM to ECP5-5G devices to get higher performance. The Lattice Diamond[™] design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

1.1. Features

- Higher Logic Density for Increased System Integration
 - 12K to 84K LUTs
 - 197 to 365 user programmable I/Os
- Embedded SERDES
 - 270 Mb/s, up to 3.2 Gb/s, SERDES interface (ECP5)
 - 270 Mb/s, up to 5.0 Gb/s, SERDES interface (ECP5-5G)
 - Supports eDP in RDR (1.62 Gb/s) and HDR (2.7 Gb/s)
 - Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI
- sysDSP™
 - Fully cascadable slice architecture
 - 12 to 160 slices for high performance multiply and accumulate
 - Powerful 54-bit ALU operations
 - Time Division Multiplexing MAC Sharing
 - Rounding and truncation
 - Each slice supports
 - Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers
 - Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations
- Flexible Memory Resources
 - Up to 3.744 Mb sysMEM[™] Embedded Block RAM (EBR)
 - 194K to 669K bits distributed RAM
- sysCLOCK Analog PLLs and DLLs



- Four DLLs and four PLLs in LFE5-45 and LFE5-85; two DLLs and two PLLs in LFE5-25 and LFE5-12
- Pre-Engineered Source Synchronous I/O
 - DDR registers in I/O cells
 - Dedicated read/write levelling functionality
 - Dedicated gearing logic
 - Source synchronous standards support
 - ADC/DAC, 7:1 LVDS, XGMII
 - High Speed ADC/DAC devices
 - Dedicated DDR2/DDR3 and LPDDR2/LPDDR3 memory support with DQS logic, up to 800 Mb/s data-rate
- Programmable sysI/O[™] Buffer Supports Wide Range of Interfaces
 - On-chip termination
 - LVTTL and LVCMOS 33/25/18/15/12
 - SSTL 18/15 I, II
 - HSUL12
 - LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS

- subLVDS and SLVS, MIPI D-PHY input interfaces
- Flexible Device Configuration
 - Shared bank for configuration I/Os
 - SPI boot flash interface
 - Dual-boot images supported
 - Slave SPI
 - TransFR[™] I/O for simple field updates
- Single Event Upset (SEU) Mitigation Support
 - Soft Error Detect Embedded hard macro
 - Soft Error Correction Without stopping user operation
 - Soft Error Injection Emulate SEU event to debug system error handling
- System Level Support
 - IEEE 1149.1 and IEEE 1532 compliant
 - Reveal Logic Analyzer
 - On-chip oscillator for initialization and general use
 - 1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G

| Device | LFE5UM-25 LFE5UM5G-25 | LFE5UM-45 LFE5UM5G-45 | LFE5UM-85 LFE5UM5G-85 | LFE5U- 12 | LFE5U- 25 | LFE5U- 45 | LFE5U- 85 |
|--|--------------------------|--------------------------|--------------------------|--------------|--------------|--------------|--------------|
| LUTs (K) | 24 | 44 | 84 | 12 | 24 | 44 | 84 |
| sysMEM Blocks (18 Kb) | 56 | 108 | 208 | 32 | 56 | 108 | 208 |
| Embedded Memory (Kb) | 1,008 | 1944 | 3744 | 576 | 1,008 | 1944 | 3744 |
| Distributed RAM Bits (Kb) | 194 | 351 | 669 | 97 | 194 | 351 | 669 |
| 18 X 18 Multipliers | 28 | 72 | 156 | 28 | 28 | 72 | 156 |
| SERDES (Dual/Channels) | 1/2 | 2/4 | 2/4 | 0 | 0 | 0 | 0 |
| PLLs/DLLs | 2/2 | 4/4 | 4/4 | 2/2 | 2/2 | 4/4 | 4/4 |
| Packages (SERDES Channels / | IO Count) | | | | | | |
| 256 caBGA (14 x 14 mm ² , 0.8 mm) | - | — | - | 0/197 | 0/197 | 0/197 | _ |
| 285 csfBGA (10 x 10 mm ² , 0.5 mm) | 2/118 | 2/118 | 2/118 | 0/118 | 0/118 | 0/118 | 0/118 |
| 381 caBGA (17 x 17 mm², 0.8 mm) | 2/197 | 4/203 | 4/205 | 0/197 | 0/197 | 0/203 | 0/205 |
| 554 caBGA (23 x 23 mm ² , 0.8 mm) | _ | 4/245 | 4/259 | _ | _ | 0/245 | 0/259 |
| 756 caBGA (27 x 27 mm², 0.8 mm) | _ | _ | 4/365 | _ | _ | _ | 0/365 |

Table 1.1. ECP5 and ECP5-5G Family Selection Guide

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking

2.5.1. Primary Clocks

The ECP5/ECP5-5G device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network.

The primary clock network is divided into four clocking quadrants: Top Left (TL), Bottom Left (BL), Top Right (TR), and Bottom Right (BR). Each of these quadrants has 16 clocks that can be distributed to the fabric in the quadrant.

The Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of 16 clocks per quadrant. The user can change how the clocks are routed by specifying a preference in the Lattice Diamond software to locate the clock to specific. The ECP5/ECP5-5G device provides the user with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- CLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SERDES/PCS/PCSDIV clocks
- OSC clock

These sources are routed to one of four clock switches called a Mid Mux. The outputs of the Mid MUX are routed to the center of the FPGA where another clock switch, called the Center MUX, is used to route the primary clock sources to primary clock distribution to the ECP5/ECP5-5G fabric. These routing muxes are shown in Figure 2.6. Since there is a maximum of 60 unique clock input sources to the clocking quadrants, there are potentially 64 unique clock domains that can be used in the ECP5/ECP5-5G Device. For more information about the primary clock tree and connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

2.5.1.1. Dynamic Clock Control

The Dynamic Clock Control (DCC), Quadrant Clock enable/disable feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by that clock will not toggle, reducing the overall power consumption of the device. The disable function will not create glitch and increase the clock latency to the primary clock network.

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the quadrant clock network. For more information about the DCC, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).





*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

Figure 2.20. Output Register Block on Left and Right Sides

| Name | Туре | Description |
|-----------------------|--------|---|
| Q | Output | High Speed Data Output |
| D | Input | Data from core to output SDR register |
| D[1:0]/D[3:0]/ D[6:0] | Input | Low Speed Data from device core to output DDR register |
| RST | Input | Reset to the Output Block |
| SCLK | Input | Slow Speed System Clock |
| ECLK | Input | High Speed Edge Clock |
| DQSW | Input | Clock from DQS control Block used to generate DDR memory DQS output |
| DQSW270 | Input | Clock from DQS control Block used to generate DDR memory DQ output |

Table 2.9. Output Block Port Description

2.12. Tristate Register Block

The tristate register block registers tristate control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output. In DDR operation used mainly for DDR memory interface can be implemented on the left and right sides of the device. Here two inputs feed the tristate registers clocked by both ECLK and SCLK.

Figure 2.21 and Figure 2.22 show the Tristate Register Block functions on the device. For detailed description of the tristate register block modes and usage, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).



Figure 2.21. Tristate Register Block on Top Side



2.14. sysl/O Buffer

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysI/O buffers allow users to implement the wide variety of standards that are found in today's systems including LVDS, HSUL, BLVDS, SSTL Class I and II, LVCMOS, LVTTL, LVPECL, and MIPI.

2.14.1. sysl/O Buffer Banks

ECP5/ECP5-5G devices have seven sysI/O buffer banks, two banks per side at Top, Left and Right, plus one at the bottom left side. The bottom left side bank (Bank 8) is a shared I/O bank. The I/Os in that bank contains both dedicated and shared I/O for sysConfig function. When a shared pin is not used for configuration, it is available as a user I/O. For LFE5-85 devices, there is an additional I/O bank (Bank 4) that is not available in other device in the family.

In ECP5/ECP5-5G devices, the Left and Right sides are tailored to support high performance interfaces, such as DDR2, DDR3, LPDDR2, LPDDR3 and other high speed source synchronous standards. The banks on the Left and Right sides of the devices feature LVDS input and output buffers, data-width gearing, and DQSBUF block to support DDR2/3 and LPDDR2/3 interfaces. The I/Os on the top and bottom banks do not have LVDS input and output buffer, and gearing logic, but can use LVCMOS to emulate most of differential output signaling.

Each sysIO bank has its own I/O supply voltage (V_{CCIO}). In addition, the banks on the Left and Right sides of the device, have voltage reference input (shared I/O pin), VREF1 per bank, which allow it to be completely independent of each other. The V_{REF} voltage is used to set the threshold for the referenced input buffers, such as SSTL. Figure 2.25 shows the seven banks and their associated supplies.

In ECP5/ECP5-5G devices, single-ended output buffers and ratioed input buffers (LVTTL, and LVCMOS) are powered using V_{CCIO} . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold inputs independent of V_{CCIO} .







ECP5/ECP5-5G devices contain two types of sysI/O buffer pairs:

• Top (Bank 0 and Bank 1) and Bottom (Bank 8 and Bank 4) sysIO Buffer Pairs (Single-Ended Only)

The sysI/O buffers in the Banks at top and bottom of the device consist of ratioed single-ended output drivers and single-ended input buffers. The I/Os in these banks are not usually used as a pair, except when used as emulated differential output pair. They are used as individual I/Os and be configured as different I/O modes, as long as they are compatible with the V_{CCIO} voltage in the bank. When used as emulated differential outputs, the pair can be used together.

The top and bottom side IOs also support hot socketing. They support IO standards from 3.3 V to 1.2 V. They are ideal for general purpose I/Os, or as ADDR/CMD bus for DDR2/DDR3 applications, or for used as emulated differential signaling.

Bank 4 I/O only exists in the LFE5-85 device.

Bank 8 is a bottom bank that shares with sysConfig I/Os. During configuration, these I/Os are used for programming the device. Once the configuration is completed, these I/Os can be released and user can use these I/Os for functional signals in his design.

The top and bottom side pads can be identified by the Lattice Diamond tool.

Left and Right (Banks 2, 3, 6 and 7) sysI/O Buffer Pairs (50% Differential and 100% Single-Ended Outputs)

The sysI/O buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two single-ended input buffers (both ratioed and referenced) and half of the sysI/O buffer pairs (PIOA/B pairs) also has a high-speed differential output driver. One of the referenced input buffers can also be configured as a differential input. In these banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

In addition, programmable on-chip input termination (parallel or differential, static or dynamic) is supported on these sides, which is required for DDR3 interface. However, there is no support for hot-socketing for the I/O pins located on the left and right side of the device as the PCI clamp is always enabled on these pins.

LVDS differential output drivers are available on 50% of the buffer pairs on the left and right banks.

2.14.2. Typical sysI/O I/O Behavior during Power-up

The internal Power-On-Reset (POR) signal is deactivated when V_{CC} , V_{CCIO8} and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information about controlling the output logic state with valid input logic levels during power-up in ECP5/ECP5-5G devices, see the list of technical documentation in Supplemental Information section on page 102.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. V_{CCIO} supplies should be powered-up before or together with the V_{CC} and V_{CCAUX} supplies.

2.14.3. Supported sysI/O Standards

The ECP5/ECP5-5G sysI/O buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individual configuration options for drive strength, slew rates, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSUL. Differential standards supported include LVDS, differential SSTL and differential HSUL. For further information on utilizing the sysI/O buffer to support a variety of standards, refer to ECP5 and ECP5-5G sysIO Usage Guide (TN1262).





Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85)

| Table 2.13. | LFE5UM | /LFE5UM5G S | ERDES Standa | ard Support |
|-------------|--------|-------------|--------------|-------------|
| | | | | |

| Standard | Data Rate (Mb/s) | Number of General/Link Width | Encoding Style |
|--|--|------------------------------|----------------|
| PCI Express 1.1 and 2.0 | 2500 | x1, x2, x4 | 8b10b |
| 2.02 | 5000 ² | x1, x2 | 8b10b |
| Gigabit Ethernet | 1250 | x1 | 8b10b |
| SCMI | 1250 | x1 | 8b10b |
| SGIVIII | 2500 | x1 | 8b10b |
| XAUI | 3125 | x4 | 8b10b |
| CPRI-1 CPRI-2 CPRI-3 CPRI-4 CPRI-5 | 614.4 1228.8 2457.6 3072.0 4915.2 ² | x1 | 8b10b |
| SD-SDI (259M, 344M) ¹ | 270 | x1 | NRZI/Scrambled |
| HD-SDI (292M) | 1483.5 1485 | x1 | NRZI/Scrambled |
| 3G-SDI (424M) | 2967 2970 | x1 | NRZI/Scrambled |
| | 5000 | _ | _ |
| JESD204A/B | 3125 | x1 | 8b/10b |

Notes:

1. For SD-SDI rate, the SERDES is bypassed and SERDES input signals are directly connected to the FPGA routing.

2. For ECP5-5G family devices only.



When an error is detected, and the user's error handling software determines the error did not create any risk to the system operation, the SEC tool allows the device to be re-configured in the background to correct the affected bit. This operation allows the user functions to continue to operate without stopping the system function.

Additional SEI tool is also available in the Diamond Software, by creating a frame of data to be programmed into the device in the background with one bit changed, without stopping the user functions on the device. This emulates an SEU situation, allowing the user to test and monitor its error handling software.

For further information on SED support, refer to LatticeECP3, ECP5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide (TN1184).

2.18.3. On-Chip Oscillator

Every ECP5/ECP5-5G device has an internal CMOS oscillator which is used to derive a Master Clock (MCLK) for configuration. The oscillator and the MCLK run continuously and are available to user logic after configuration is completed. The software default value of the MCLK is nominally 2.4 MHz. Table 2.16 lists all the available MCLK frequencies. When a different Master Clock is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal Master Clock frequency of 2.4 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.4 MHz.

This internal oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260) and ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)

| MCLK Frequency (MHz) | |
|----------------------|--|
| 2.4 | |
| 4.8 | |
| 9.7 | |
| 19.4 | |
| 38.8 | |
| 62 | |

2.19. Density Shifting

The ECP5/ECP5-5G family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. An example is that some user I/Os may become No Connects in smaller devices in the same package. Refer to the ECP5/ECP5-5G Pin Migration Tables and Diamond software for specific restrictions and limitations.



3.11. SERDES Power Supply Requirements^{1,2,3}

Over recommended operating conditions.

Table 3.9. ECP5UM

| Symbol | Description | Тур | Max | Unit | | |
|------------------------------------|--|-----|-----|------|--|--|
| Standby (Power Down) | | | | | | |
| I _{CCA-SB} | V _{CCA} Power Supply Current (Per Channel) | 4 | 9.5 | mA | | |
| I _{CCHRX-SB} ⁴ | V _{CCHRX} , Input Buffer Current (Per Channel) | — | 0.1 | mA | | |
| I _{CCHTX-SB} | V _{CCHTX} , Output Buffer Current (Per Channel) | — | 0.9 | mA | | |
| Operating (Data | Rate = 3.125 Gb/s) | | | | | |
| I _{CCA-OP} | V _{CCA} Power Supply Current (Per Channel) | 43 | 54 | mA | | |
| I _{CCHRX-OP} ⁵ | V _{CCHRX} , Input Buffer Current (Per Channel) | 0.4 | 0.5 | mA | | |
| І _{сснтх-ор} | V _{CCHTX} , Output Buffer Current (Per Channel) | 10 | 13 | mA | | |
| Operating (Data | Rate = 2.5 Gb/s) | | | | | |
| I _{CCA-OP} | V _{CCA} Power Supply Current (Per Channel) | 40 | 50 | mA | | |
| I _{CCHRX-OP} ⁵ | V _{CCHRX} , Input Buffer Current (Per Channel) | 0.4 | 0.5 | mA | | |
| І _{сснтх-ор} | V _{CCHTX} , Output Buffer Current (Per Channel) | 10 | 13 | mA | | |
| Operating (Data | Rate = 1.25 Gb/s) | | | | | |
| I _{CCA-OP} | V _{CCA} Power Supply Current (Per Channel) | 34 | 43 | mA | | |
| I _{CCHRX-OP} ⁵ | V _{CCHRX} , Input Buffer Current (Per Channel) | 0.4 | 0.5 | mA | | |
| I _{CCHTX-OP} | V _{CCHTX} , Output Buffer Current (Per Channel) | 10 | 13 | mA | | |
| Operating (Data Rate = 270 Mb/s) | | | | | | |
| I _{CCA-OP} | V _{CCA} Power Supply Current (Per Channel) | 28 | 38 | mA | | |
| I _{CCHRX-OP} ⁵ | V _{CCHRX} , Input Buffer Current (Per Channel) | 0.4 | 0.5 | mA | | |
| I _{ССНТХ-ОР} | V _{CCHTX} , Output Buffer Current (Per Channel) | 8 | 10 | mA | | |

Notes:

1. Rx Equalization enabled, Tx De-emphasis (pre-cursor and post-cursor) disabled

2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current will be higher.

3. To calculate with Tx De-emphasis enabled, use the Diamond Power Calculator tool.

4. For ICCHRX-SB, during Standby, input termination on Rx are disabled.

5. For ICCHRX-OP, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is based on current pulled down by external driver when the input is driven to LOW.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02012-1.9



3.14.5. BLVDS25

The ECP5/ECP5-5G devices support the BLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3.2 is one possible solution for bi-directional multi-point differential signals.



Figure 3.2. BLVDS25 Multi-point Output Example

Over recommended operating conditions.

| Parameter | Description | Тур | 11 | |
|-------------------|--------------------------------|-----------|-----------|------|
| | Description | Zo = 45 Ω | Zo = 90 Ω | Unit |
| V _{CCIO} | Output Driver Supply (±5%) | 2.50 | 2.50 | V |
| Z _{OUT} | Driver Impedance | 10.00 | 10.00 | Ω |
| R _S | Driver Series Resistor (±1%) | 90.00 | 90.00 | Ω |
| R _{TL} | Driver Parallel Resistor (±1%) | 45.00 | 90.00 | Ω |
| R _{TR} | Receiver Termination (±1%) | 45.00 | 90.00 | Ω |
| V _{OH} | Output High Voltage | 1.38 | 1.48 | V |
| V _{OL} | Output Low Voltage | 1.12 | 1.02 | V |
| V _{OD} | Output Differential Voltage | 0.25 | 0.46 | V |
| V _{CM} | Output Common Mode Voltage | 1.25 | 1.25 | V |
| I _{DC} | DC Output Current | 11.24 | 10.20 | mA |

Table 3.15. BLVDS25 DC Conditions

Note: For input buffer, see LVDS Table 3.13 on page 55.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.15. Typical Building Block Function Performance

Table 3.19. Pin-to-Pin Performance

| Function | –8 Timing | Unit |
|-----------------|-----------|------|
| Basic Functions | | |
| 16-Bit Decoder | 5.06 | ns |
| 32-Bit Decoder | 6.08 | ns |
| 64-Bit Decoder | 5.06 | ns |
| 4:1 Mux | 4.45 | ns |
| 8:1 Mux | 4.63 | ns |
| 16:1 Mux | 4.81 | ns |
| 32:1 Mux | 4.85 | ns |

Notes:

1. I/Os are configured with LVCMOS25 with V_{CCIO}=2.5, 12 mA drive.

2. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

3. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02012-1.9



3.22. SERDES High-Speed Data Receiver

Table 3.27. Serial Input Data Specifications

| Symbol | Description | Min | Тур | Max | Unit |
|-------------------------|---|------|-----------|------------------------------------|---------|
| V _{RX-DIFF-S} | Differential input sensitivity | 150 | — | 1760 | mV, p-p |
| V _{RX-IN} | Input levels | 0 | — | V _{CCA} +0.5 ² | V |
| V _{RX-CM-DCCM} | Input common mode range (internal DC coupled mode) | 0.6 | _ | V _{CCA} | V |
| V _{RX-CM-ACCM} | Input common mode range (internal AC coupled mode) ² | 0.1 | _ | V _{CCA} +0.2 | V |
| T _{RX-RELOCK} | SCDR re-lock time ¹ | — | 1000 | — | Bits |
| Z _{RX-TERM} | Input termination 50/75 Ω /High Z | -20% | 50/75/5 K | +20% | Ω |
| RL _{RX-RL} | Return loss (without package) | — | — | -10 | dB |

Notes:

1. This is the typical number of bit times to re-lock to a new phase or frequency within ±300 ppm, assuming 8b10b encoded data.

2. Up to 1.655 for ECP5, and 1.76 for ECP5-5G.

3.23. Input Data Jitter Tolerance

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have specifications to indicate tolerance levels for different jitter types as they relate to specific protocols. Sinusoidal jitter is considered to be a worst case jitter type.

| Description | Frequency | Condition | Min | Тур | Max | Unit |
|---------------|-------------------------------------|-------------------------|-----|-----|------|-----------------|
| Deterministic | | 400 mV differential eye | — | _ | TBD | UI <i>,</i> p-p |
| Random | 5 Gb/s | 400 mV differential eye | — | — | TBD | UI <i>,</i> p-p |
| Total | | 400 mV differential eye | — | _ | TBD | UI <i>,</i> p-p |
| Deterministic | | 400 mV differential eye | — | _ | 0.37 | UI <i>,</i> p-p |
| Random | 3.125 Gb/s | 400 mV differential eye | — | — | 0.18 | UI <i>,</i> p-p |
| Total | | 400 mV differential eye | — | _ | 0.65 | UI <i>,</i> p-p |
| Deterministic | | 400 mV differential eye | — | — | 0.37 | UI <i>,</i> p-p |
| Random | om 2.5 Gb/s 400 mV differential eye | | — | _ | 0.18 | UI <i>,</i> p-p |
| Total | | 400 mV differential eye | — | — | 0.65 | UI <i>,</i> p-p |
| Deterministic | | 400 mV differential eye | — | — | 0.37 | UI, p-p |
| Random | 1.25 Gb/s | 400 mV differential eye | — | _ | 0.18 | UI <i>,</i> p-p |
| Total | | 400 mV differential eye | — | _ | 0.65 | UI <i>,</i> p-p |

Table 3.28. Receiver Total Jitter Tolerance Specification

Notes:

1. Jitter tolerance measurements are done with protocol compliance tests: 3.125 Gb/s - XAUI Standard, 2.5 Gb/s - PCIe Standard, 1.25 Gb/s - SGMII Standard.

2. For ECP5-5G family devices only.



3.25.2. PCIe (5 Gb/s) – Preliminary AC and DC Characteristics

Over recommended operating conditions.

Table 3.31. PCIe (5 Gb/s)

| Symbol | Description | Test Conditions | Min | Тур | Max | Unit |
|-----------------------------------|---|------------------------------|--------|-----|--------|------------|
| Transmit ¹ | | | | | | |
| UI | Unit Interval | — | 199.94 | 200 | 200.06 | ps |
| B _{WTX-PKG-PLL2} | Tx PLL bandwidth corresponding to PKGTX-PLL2 | - | 5 | _ | 16 | MHz |
| P _{KGTX-PLL2} | Tx PLL Peaking | - | _ | — | 1 | dB |
| V _{TX-DIFF-PP} | Differential p-p Tx voltage swing | - | 0.8 | — | 1.2 | V, p-р |
| V _{TX-DIFF-PP-LOW} | Low power differential p-p Tx voltage swing | - | 0.4 | _ | 1.2 | V, p-p |
| V _{TX-DE-RATIO-3.5dB} | Tx de-emphasis level ratio at 3.5dB | - | 3 | — | 4 | dB |
| V _{TX-DE-RATIO-6dB} | Tx de-emphasis level ratio at 6dB | - | 5.5 | _ | 6.5 | dB |
| T _{MIN-PULSE} | Instantaneous lone pulse width | _ | | _ | _ | UI |
| T _{TX-RISE-FALL} | Transmitter rise and fall time | _ | | _ | _ | UI |
| T _{TX-EYE} | Transmitter Eye, including all jitter sources | _ | 0.75 | _ | _ | UI |
| T _{TX-DJ} | Tx deterministic jitter > 1.5 MHz | _ | _ | _ | 0.15 | UI |
| T _{TX-RJ} | Tx RMS jitter < 1.5 MHz | - | - | _ | 3 | ps, RMS |
| T _{RF-MISMATCH} | Tx rise/fall time mismatch | - | _ | — | | UI |
| B | Tx Differential Return Loss, including | 50 MHz < freq < 1.25 GHz | 10 | _ | _ | dB |
| INLTX-DIFF | package and silicon | 1.25 GHz < freq < 2.5 GHz | 8 | _ | _ | dB |
| R _{LTX-CM} | Tx Common Mode Return Loss, including package and silicon | 50 MHz < freq < 2.5 GHz | 6 | _ | - | dB |
| Z _{TX-DIFF-DC} | DC differential Impedance | - | _ | — | 120 | Ω |
| V _{TX-CM-AC-PP} | Tx AC peak common mode voltage, peak-peak | - | - | — | | mV, p-p |
| I _{TX-SHORT} | Transmitter short-circuit current | - | _ | _ | 90 | mA |
| V _{TX-DC-CM} | Transmitter DC common-mode voltage | _ | 0 | _ | 1.2 | v |
| V _{TX-IDLE-DIFF-DC} | Electrical Idle Output DC voltage | - | 0 | _ | 5 | mV |
| V _{TX-IDLE-DIFF-AC-p} | Electrical Idle Differential Output peak voltage | _ | _ | _ | | mV |
| V _{TX-RCV-DETECT} | Voltage change allowed during Receiver Detect | _ | - | _ | 600 | mV |
| T _{TX-IDLE-MIN} | Min. time in Electrical Idle | - | 20 | — | _ | ns |
| T _{TX-IDLE-SET-TO-IDLE} | Max. time from El Order Set to valid Electrical Idle | _ | _ | _ | 8 | ns |
| T _{TX-IDLE-TO-DIFF-DATA} | Max. time from Electrical Idle to valid differential output | _ | _ | _ | 8 | ns |
| L _{TX-SKEW} | Lane-to-lane output skew | - | _ | — | | ps |





*In Master Parallel Mode the FPGA provides CCLK (MCLK). In Slave Parallel Mode the external device provides CCLK.

Figure 3.16. sysCONFIG Parallel Port Write Cycle



Figure 3.17. sysCONFIG Slave Serial Port Timing





Figure 3.22. Master SPI Configuration Waveforms

3.32. JTAG Port Timing Specifications

Over recommended operating conditions.

Table 3.43. JTAG Port Timing Specifications

| Symbol | Parameter | Min | Max | Units |
|----------------------|--|-----|-----|-------|
| f _{MAX} | TCK clock frequency | | 25 | MHz |
| t _{втсрн} | TCK [BSCAN] clock pulse width high | 20 | — | ns |
| t _{btcpl} | TCK [BSCAN] clock pulse width low | 20 | — | ns |
| t _{BTS} | TCK [BSCAN] setup time | 10 | _ | ns |
| t _{BTH} | TCK [BSCAN] hold time | 8 | _ | ns |
| t _{BTRF} | TCK [BSCAN] rise/fall time | 50 | — | mV/ns |
| t _{втсо} | TAP controller falling edge of clock to valid output | | 10 | ns |
| t _{BTCODIS} | TAP controller falling edge of clock to valid disable | | 10 | ns |
| t _{btcoen} | TAP controller falling edge of clock to valid enable | | 10 | ns |
| t _{BTCRS} | BSCAN test capture register setup time | 8 | _ | ns |
| t _{втскн} | BSCAN test capture register hold time | 25 | _ | ns |
| t _{витсо} | BSCAN test update register, falling edge of clock to valid output | | 25 | ns |
| t _{btuodis} | BSCAN test update register, falling edge of clock to valid disable | — | 25 | ns |
| t btupoen | BSCAN test update register, falling edge of clock to valid enable | _ | 25 | ns |

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



(Continued)

| Date | Version | Section | Change Summary | | |
|---------------|---------|-------------------------------------|--|--|--|
| April 2017 | 1.7 | All | Changed document number from DS1044 to FPGA-DS-02012. | | |
| | | General Description | Updated Features section. Changed "1.1 V core power supply" to "1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G". | | |
| | | Architecture | Updated Overview section. Change "The ECP5/ECP5-5G devices use 1.1 V as their core voltage" to "The ECP5 devices use 1.1V, ECP5UM5G devices use 1.2V as their core voltage" | | |
| | | DC and Switching Characteristics | Updated Table 3.2. Recommended Operating Conditions Added ECP5-5G on VCC to be 1.2V +/- 5% Added ECP5-5G on VCCA to be 1.2V +/- 3% Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby) Changed "Core Power Supply Current" for ICC on LFE5UM5G devices Changed "SERDES Power Supply Current (Per Dual)" for ICCA on LFE5UM5G devices Updated Table 3.20. Register-to-Register Performance. Remove "(DDR/SDR)" from DSP Function Changed DSP functions to 225 MHz | | |
| | | Pinout Information | Update Section 4.1 Signal Description. Revised Vcc Description to "Power supply pins for core logic. Dedicated pins. VCC = 1.1 V (ECP5), 1.2 V (ECP5UM5G)" | | |
| February 2016 | 1.6 | All | Changed document status from Preliminary to Final. | | |
| | | General Description | Updated Features section. Changed "24K to 84K LUTs" to "12K to 84K LUTs". Added LFE5U-12 column to Table 1.1. ECP5 and ECP5-5G Family Selection Guide. | | |
| | | DC and Switching Characteristics | Updated Power up Sequence section. Identified typical ICC current for specific devices in Table 3.8. ECP5/ECP5-5G Supply Current (Standby). Updated values in Table 3.9. ECP5. Updated values in Table 3.10. ECP5-5G. Added values to -8 Timing column of Table 3.19. Pin-to-Pin Performance. Added values to -8 Timing column of Table 3.20. Register-to-Register Performance. Changed LFE5-45 to All Devices in Table 3.22. ECP5/ECP5-5G External Switching Characteristics. Added table notes to Table 3.31. PCIe (5 Gb/s). Added table note to Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics. | | |
| | | Pinout Information | Added LFE5U-12 column to the table in LFE5U section. | | |
| | | Ordering Information | Updated LFE5U in ECP5/ECP5-5G Part Number Description section: added 12 F = 12K LUTs to Logic Capacity. Added LFE5U-12F information to Ordering Part Numbers section. | | |



(Continued)

| Date | Version | Section | Change Summary |
|-------------|---------|---------------------|---|
| August 2014 | 1.2 | All | Changed document status from Advance to Preliminary. |
| | | General Description | Updated Features section. |
| | | | Deleted Serial RapidIO protocol under Embedded SERDES. |
| | | | Corrected data rate under Pre-Engineered Source Synchronous |
| | | | Changed DD3. LPDDR3 to DDR2/3, LPDDR2/3. |
| | | | Mentioned transmit de-emphasis "pre- and post-cursors". |
| | | Architecture | Updated Overview section. |
| | | | Revised description of PFU blocks. |
| | | | Specified SRAM cell settings in describing the control of SERDES/PCS duals. |
| | | | Updated SERDES and Physical Coding Sublayer section. |
| | | | Changed PCI Express 2.0 to PCI Express Gen1 and Gen2. |
| | | | Deleted Serial RapidIO protocol. |
| | | | Updated Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. |
| | | | Updated On-Chip Oscillator section. |
| | | | • Deleted "130 MHz ±15% CMOS" oscillator. |
| | | | Updated Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal) |
| | | DC and Switching | Updated Absolute Maximum Ratings section. Added supply voltages |
| | | Characteristics | V _{CCA} and V _{CCAUXA} . |
| | | | Updated sysI/O Recommended Operating Conditions section. Revised HSULD12D VCCIO values and removed table note. |
| | | | Updated sysI/O Single-Ended DC Electrical Characteristics section. Revised some values for SSTL15 _I, SSTL15 _II, SSTL135_I, SSTL15_II, and HSUL12. |
| | | | Updated External Switching Characteristics section. Changed parameters to $t_{\text{SKEW}_{PR}}V_{\text{CCA}}$ and $t_{\text{SKEW}_{\text{EDGE}}}$ and added LFE5-85 as device. |
| | | | Updated ECP5 Family Timing Adders section. Added SSTL135_II buffer type data. Removed LVCMOS33_20mA, LVCMOS25_20mA, LVCMOS25_16mA, LVCMOS25D_16mA, and LVCMOS18_16mA buffer types. Changed buffer type to LVCMOS12_4mA and LVCMOS12_8mA. |
| | | | Updated Maximum I/O Buffer Speed section. Revised Max values. |
| | | | Updated sysCLOCK PLL Timing section. Revised t_{DT} Min and Max values. Revised t_{OPJIT} Max value. Revised number of samples in table note 1. |
| | | | Updated SERDES High-Speed Data Transmitter section. Updated Table 3.24. Serial Output Timing and Levels and Table 3.25. Channel Output Jitter. |