E. Lattice Semiconductor Corporation - LFE5UM-85F-8BG381C Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	21000
Number of Logic Elements/Cells	84000
Total RAM Bits	3833856
Number of I/O	205
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	381-FBGA
Supplier Device Package	381-CABGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-85f-8bg381c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

Acronyms in This Document	9
1. General Description	10
1.1. Features	10
2. Architecture	12
2.1. Overview	12
2.2. PFU Blocks	13
2.2.1. Slice	14
2.2.2. Modes of Operation	17
2.3. Routing	
2.4. Clocking Structure	
2.4.1. sysCLOCK PLL	
2.5. Clock Distribution Network	19
2.5.1. Primary Clocks	20
2.5.2. Edge Clock	21
2.6. Clock Dividers	22
2.7. DDRDLL	23
2.8. svsMEM Memory	24
2.8.1. sysMEM Memory Block	
2.8.2 Bus Size Matching	25
2.8.3 RAM Initialization and ROM Operation	
2.8.4 Memory Cascading	
2.8.5 Single Dual and Pseudo-Dual Port Modes	25
2.8.6 Memory Core Reset	26
2.9 svsDSP™ Slice	26
2.9.1. sysDSP Slice Approach Compared to General DSP	26
2.9.2 sysDSP Slice Architecture Features	20
2.10 Programmable I/O Cells	30
2 11 PIO	32
2 11 1 Innut Register Block	32
2 11 2 Output Register Block	32
2 12 Tristate Register Block	34
2.12. DDR Memory Support	
2 13 1 DOS Grouping for DDR Memory	
2 13 2 DLL Calibrated DOS Delay and Control Block (DOSBLE)	
2.13.2, DEL cambrated DQ3 Delay and control block (DQ3D01)	
2.14. Syst/O Buffer Banks	20 20
2.14.2 Typical cycl/O L/O Pobayiar during Dowar up	
2.14.2. Typical syst/O f/O Benaviol during Power-up	
2.14.4 On Chin Programmable Termination	
2.14.5 Hot Sockoting	40
2.14.5. Hot Socketting	40
	41
2.13.1. SERDES DIOCK	
2,12,2, PW	
2.10.5. SERVES CHEHL HILEHALE BUS	
2.10. FIEXINE DUAI SERDES AFCHILECTURE	
2.17. IEEE 1149.1-Compliant Boundary Scan Testability	
2.18. Device Configuration	
2.18.1. Ennanced Configuration Options	
2.18.2. Single Event Upset (SEU) Support	45
2.18.3. Un-Chip Uscillator	
2.19. Density Shifting	
3. DC and Switching Characteristics	47

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
ALU	Arithmetic Logic Unit
BGA	Ball Grid Array
CDR	Clock and Data Recovery
CRC	Cycle Redundancy Code
DCC	Dynamic Clock Control
DCS	Dynamic Clock Select
DDR	Double Data Rate
DLL	Delay-Locked Loops
DSP	Digital Signal Processing
EBR	Embedded Block RAM
ECLK	Edge Clock
FFT	Fast Fourier Transforms
FIFO	First In First Out
FIR	Finite Impulse Response
LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LVPECL	Low Voltage Positive Emitter Coupled Logic
LVTTL	Low Voltage Transistor-Transistor Logic
LUT	Look Up Table
MLVDS	Multipoint Low-Voltage Differential Signaling
PCI	Peripheral Component Interconnect
PCS	Physical Coding Sublayer
PCLK	Primary Clock
PDPR	Pseudo Dual Port RAM
PFU	Programmable Functional Unit
PIC	Programmable I/O Cells
PLL	Phase-Locked Loops
POR	Power On Reset
SCI	SERDES Client Interface
SERDES	Serializer/Deserializer
SEU	Single Event Upset
SLVS	Scalable Low-Voltage Signaling
SPI	Serial Peripheral Interface
SPR	Single Port RAM
SRAM	Static Random-Access Memory
ТАР	Test Access Port
TDM	Time Division Multiplexing

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



1. General Description

The ECP5/ECP5-5G family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology making the devices suitable for high-volume, highspeed, and low-cost applications.

The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user I/Os. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards.

The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ ECP5-5G devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.

The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS.

The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.

The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features.

ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements increase the performance of the SERDES to up to 5 Gb/s data rate.

The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for users to port designs from ECP5UM to ECP5-5G devices to get higher performance. The Lattice Diamond[™] design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

1.1. Features

- Higher Logic Density for Increased System Integration
 - 12K to 84K LUTs
 - 197 to 365 user programmable I/Os
- Embedded SERDES
 - 270 Mb/s, up to 3.2 Gb/s, SERDES interface (ECP5)
 - 270 Mb/s, up to 5.0 Gb/s, SERDES interface (ECP5-5G)
 - Supports eDP in RDR (1.62 Gb/s) and HDR (2.7 Gb/s)
 - Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI
- sysDSP™
 - Fully cascadable slice architecture
 - 12 to 160 slices for high performance multiply and accumulate
 - Powerful 54-bit ALU operations
 - Time Division Multiplexing MAC Sharing
 - Rounding and truncation
 - Each slice supports
 - Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers
 - Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations
- Flexible Memory Resources
 - Up to 3.744 Mb sysMEM[™] Embedded Block RAM (EBR)
 - 194K to 669K bits distributed RAM
- sysCLOCK Analog PLLs and DLLs





Figure 2.8. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

2.6. Clock Dividers

ECP5/ECP5-5G devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a $\div 2$, $\div 3.5$ mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal.

The clock dividers can be fed from selected PLL outputs, external primary clock pins multiplexed with the DDRDEL Slave Delay or from routing. The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets input and asynchronously forces all outputs to low. The SLIP signal slips the outputs one cycle relative to the input clock. For further information on clock dividers, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263). Figure 2.9 shows the clock divider connections.



Figure 2.9. ECP5/ECP5-5G Clock Divider Sources



2.7. **DDRDLL**

Every DDRDLL (master DLL block) can generate phase shift code representing the amount of delay in a delay block that corresponding to 90° phase of the reference clock input. The reference clock can be either from PLL, or input pin. This code is used in the DQSBUF block that controls a set of DQS pin groups to interface with DDR memory (slave DLL). There are two DDRDLLs that supply two sets of codes (for two different reference clock frequencies) to each side of the I/Os (at each of the corners). The DQSBUF uses this code to controls the DQS input of the DDR memory to 90° shift to clock DQs at the center of the data eye for DDR memory interface.

The code is also sent to another slave DLL, DLLDEL, that takes a clock input and generates a 90° shift clock output to drive the clocking structure. This is useful to interface edge-aligned Generic DDR, where 90° clocking needs to be created. Figure 2.10 shows DDRDLL functional diagram.



Figure 2.10. DDRDLL Functional Diagram

Table 2.5. DDRDLL Ports List

Port Name	Туре	Description
CLK	Input	Reference clock input to the DDRDLL. Should run at the same frequency as the clock to the delay code.
RST	Input	Reset Input to the DDRDLL.
UDDCNTLN	Input	Update Control to update the delay code. The code is the DCNTL[7:0] outputs. These outputs are updated when the UDDCNTLN signal is LOW.
FREEZE	Input	FREEZE goes high and, without a glitch, turns off the DLL internal clock and the ring oscillator output clock. When FREEZE goes low, it turns them back on.
DDRDEL	Output	The delay codes from the DDRDLL to be used in DQSBUF or DLLDEL.
LOCK	Output	Lock output to indicate the DDRDLL has valid delay output.
DCNTL [7:0]	Output	The delay codes from the DDRDLL available for the user IP.

There are four identical DDRDLLs, one in each of the four corners in LFE5-85 and LFE5-45 devices, and two DDRDLLs in both LFE5-25 & LFE5-12 devices in the upper two corners. Each DDRDLL can generate delay code based on the reference frequency. The slave DLL (DQSBUF and DLLDEL) use the code to delay the signal, to create the phase shifted signal used for either DDR memory, to create 90° shift clock. Figure 2.11 shows the DDRDLL and the slave DLLs on the top level view.



2.8.6. Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in Figure 2.12.



Figure 2.12. Memory Core Reset

For further information on the sysMEM EBR block, see the list of technical documentation in Supplemental Information section on page 102.

2.9. sysDSP[™] Slice

The ECP5/ECP5-5G family provides an enhanced sysDSP architecture, making it ideally suited for low-cost, high-performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

2.9.1. sysDSP Slice Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. In the ECP5/ECP5-5G device family, there are many DSP slices that can be used to support different data widths. This allows designers to use highly parallel implementations of DSP functions. Designers can optimize DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2.13 compares the fully serial implementation to the mixed parallel and serial implementation.



2.11. **PIO**

The PIO contains three blocks: an input register block, output register block, and tristate register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

2.11.1. Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition, the input register blocks for the PIOs on the left and right edges include built-in FIFO logic to interface to DDR and LPDDR memory.

The Input register block on the right and left sides includes gearing logic and registers to implement IDDRX1 and IDDRX2 functions. With two PICs sharing the DDR register path, it can also implement IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers to shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers samples the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. The top side of the device supports IDDRX1 gearing function. For more information on gearing function, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).

Figure 2.17 shows the input register block for the PIOs on the top edge.



Figure 2.17. Input Register Block for PIO on Top Side of the Device

Figure 2.18 shows the input register block for the PIOs located on the left and right edges.



*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device



2.14.4. On-Chip Programmable Termination

The ECP5/ECP5-5G devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 50 Ω , 75 Ω , or 150 Ω .
- Common mode termination of 100 Ω for differential inputs.



Parallel Single-Ended Input

Differential Input

Figure 2.26. On-Chip Termination

See Table 2.12 for termination options for input modes.

Table 2.12. On-Chip	Termination O	ptions for In	put Modes
---------------------	----------------------	---------------	-----------

IO_TYPE	Terminate to V _{CCIO} /2*	Differential Termination Resistor*
LVDS25	-	100
BLVDS25	I	100
MLVDS	Ι	100
LVPECL33	-	100
subLVDS	-	100
SLVS	-	100
HSUL12	50, 75, 150	-
HSUL12D	—	100
SSTL135_1 / 11	50, 75, 150	-
SSTL135D_I / II	-	100
SSTL15_I / II	50, 75, 150	-
SSTL15D_I / II	-	100
SSTL18_I / II	50, 75, 150	-
SSTL18D_I / II	-	100

*Notes:

TERMINATE to $V_{CCIO}/2$ (Single-Ended) and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only left and right banks have this feature.

Use of TERMINATE to $V_{CCIO}/2$ and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance ±20%.

Refer to ECP5 and ECP5-5G sysIO Usage Guide (TN1262) for on-chip termination usage and value ranges.

2.14.5. Hot Socketing

ECP5/ECP5-5G devices have been carefully designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. See the Hot Socketing Specifications section on page 48.



2.15.3. SERDES Client Interface Bus

The SERDES Client Interface (SCI) is an IP interface that allows the user to change the configuration thru this interface. This is useful when the user needs to fine-tune some settings, such as input and output buffer that need to be optimized based on the channel characteristics. It is a simple register configuration interface that allows SERDES/PCS configuration without power cycling the device.

The Diamond design tools support all modes of the PCS. Most modes are dedicated to applications associated with a specific industry standard data protocol. Other more general purpose modes allow users to define their own operation. With these tools, the user can define the mode for each dual in a design.

Popular standards such as 10 Gb Ethernet, x4 PCI Express and 4x Serial RapidIO can be implemented using IP (available through Lattice), with two duals (Four SERDES channels and PCS) and some additional logic from the core.

The LFE5UM/LFE5UM5G devices support a wide range of protocols. Within the same dual, the LFE5UM/ LFE5UM5G devices support mixed protocols with semi-independent clocking as long as the required clock frequencies are integer x1, x2, or x11 multiples of each other. Table 2.15 lists the allowable combination of primary and secondary protocol combinations.

2.16. Flexible Dual SERDES Architecture

The LFE5UM/LFE5UM5G SERDES architecture is a dual channel-based architecture. For most SERDES settings and standards, the whole dual (consisting of two SERDES channels) is treated as a unit. This helps in silicon area savings, better utilization, higher granularity on clock/SERDES channel and overall lower cost.

However, for some specific standards, the LFE5UM/LFE5UM5G dual-channel architecture provides flexibility; more than one standard can be supported within the same dual.

Table 2.15 lists the standards that can be mixed and matched within the same dual. In general, the SERDES standards whose nominal data rates are either the same or a defined subset of each other, can be supported within the same dual. The two Protocol columns of the table define the different combinations of protocols that can be implemented together within a Dual.

Protocol		Protocol
PCI Express 1.1	with	SGMII
PCI Express 1.1	with	Gigabit Ethernet
CPRI-3	with	CPRI-2 and CPRI-1
3G-SDI	with	HD-SDI and SD-SDI

Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support

There are some restrictions to be aware of when using spread spectrum clocking. When a dual shares a PCI Express x1 channel with a non-PCI Express channel, ensure that the reference clock for the dual is compatible with all protocols within the dual. For example, a PCI Express spread spectrum reference clock is not compatible with most Gigabit Ethernet applications because of tight CTC ppm requirements.

While the LFE5UM/LFE5UM5G architecture will allow the mixing of a PCI Express channel and a Gigabit Ethernet, or SGMII channel within the same dual, using a PCI Express spread spectrum clocking as the transmit reference clock will cause a violation of the Gigabit Ethernet, and SGMII transmit jitter specifications.

For further information on SERDES, refer to ECP5 and ECP5-5G SERDES/PCS Usage Guide (TN1261).

2.17. IEEE 1149.1-Compliant Boundary Scan Testability

All ECP5/ECP5-5G devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port uses VCCIO8 for power supply.

For more information, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260).



Table 3.10. ECP5-5G

Symbol	Description	Тур	Max	Unit
Standby (Power Down)				
I _{CCA-SB}	V _{CCA} Power Supply Current (Per Channel)	4	9.5	mA
I _{CCHRX-SB} ⁴	V _{CCHRX} , Input Buffer Current (Per Channel)	_	0.1	mA
I _{CCHTX-SB}	V _{CCHTX} , Output Buffer Current (Per Channel)	_	0.9	mA
Operating (Data	Rate = 5 Gb/s)			
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	58	67	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	10	13	mA
Operating (Data	Rate = 3.2 Gb/s)			
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	48	57	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	10	13	mA
Operating (Data Rate = 2.5 Gb/s)				
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	44	53	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	10	13	mA
Operating (Data	Rate = 1.25 Gb/s)			
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	36	46	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	10	13	mA
Operating (Data	Rate = 270 Mb/s)			
I _{CCA-OP}	V _{CCA} Power Supply Current (Per Channel)	30	40	mA
I _{CCHRX-OP} ⁵	V _{CCHRX} , Input Buffer Current (Per Channel)	0.4	0.5	mA
I _{CCHTX-OP}	V _{CCHTX} , Output Buffer Current (Per Channel)	8	10	mA

Notes:

1. Rx Equalization enabled, Tx De-emphasis (pre-cursor and post-cursor) disabled

2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current will be higher.

3. To calculate with Tx De-emphasis enabled, use the Diamond Power Calculator tool.

4. For ICCHRX-SB, during Standby, input termination on Rx are disabled.

5. For ICCHRX-OP, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is based on current pulled down by external driver when the input is driven to LOW.



3.14.5. BLVDS25

The ECP5/ECP5-5G devices support the BLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3.2 is one possible solution for bi-directional multi-point differential signals.



Figure 3.2. BLVDS25 Multi-point Output Example

Over recommended operating conditions.

Deremeter	Description	Тур	11	
Parameter	Description	Zo = 45 Ω	Zo = 90 Ω	Unit
V _{CCIO}	Output Driver Supply (±5%)	2.50	2.50	V
Z _{OUT}	Driver Impedance	10.00	10.00	Ω
R _S	Driver Series Resistor (±1%)	90.00	90.00	Ω
R _{TL}	Driver Parallel Resistor (±1%)	45.00	90.00	Ω
R _{TR}	Receiver Termination (±1%)	45.00	90.00	Ω
V _{OH}	Output High Voltage	1.38	1.48	V
V _{OL}	Output Low Voltage	1.12	1.02	V
V _{OD}	Output Differential Voltage	0.25	0.46	V
V _{CM}	Output Common Mode Voltage	1.25	1.25	V
I _{DC}	DC Output Current	11.24	10.20	mA

Table 3.15. BLVDS25 DC Conditions

Note: For input buffer, see LVDS Table 3.13 on page 55.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



3.15. Typical Building Block Function Performance

Table 3.19. Pin-to-Pin Performance

Function	–8 Timing	Unit
Basic Functions		
16-Bit Decoder	5.06	ns
32-Bit Decoder	6.08	ns
64-Bit Decoder	5.06	ns
4:1 Mux	4.45	ns
8:1 Mux	4.63	ns
16:1 Mux	4.81	ns
32:1 Mux	4.85	ns

Notes:

1. I/Os are configured with LVCMOS25 with V_{CCIO}=2.5, 12 mA drive.

2. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

3. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond design software tool.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02012-1.9



	.	_	-8		-	-7	-6			
Parameter	Description	Device	Min	Max	Min	Max	Min	Max	Unit	
t _{h_delpll}	Clock to Data Hold - PIO Input Register with Data Input Delay	All Devices	0	_	0	_	0	_	ns	
Generic DDR Input							•			
Generic DDRX1 Inp	uts With Clock and Data Centere	d at Pin (GDDI	RX1_RX.	SCLK.Cent	tered) Us	ing PCLK	Clock In	put - Fig	ure 3.6	
t _{SU_GDDRX1_centered}	Data Setup Before CLK Input	All Devices	0.52	-	0.52	-	0.52	_	ns	
t _{HD_GDDRX1_centered}	Data Hold After CLK Input	All Devices	0.52	_	0.52	_	0.52	_	ns	
f _{DATA_GDDRX1_centered}	GDDRX1 Data Rate	All Devices	_	500	_	500	_	500	Mb/s	
f _{MAX_GDDRX1_centered}	GDDRX1 CLK Frequency (SCLK)	All Devices	_	250	-	250	_	250	MHz	
Generic DDRX1 Inp	uts With Clock and Data Aligned	at Pin (GDDR)	(1_RX.SC	LK.Aligne	ed) Using	PCLK Cl	ock Input	- Figure	3.7	
$t_{su_GDDRX1_aligned}$	Data Setup from CLK Input	All Devices	-	-0.55	-	-0.55	-	-0.55	ns + 1/2 UI	
$t_{HD_GDDRX1_aligned}$	Data Hold from CLK Input	All Devices	0.55	_	0.55	-	0.55	-	ns + 1/2 UI	
$f_{DATA_GDDRX1_aligned}$	GDDRX1 Data Rate	All Devices	—	500	-	500	—	500	Mb/s	
f _{MAX_GDDRX1_aligned}	GDDRX1 CLK Frequency (SCLK)	All Devices	_	250	_	250	_	250	MHz	
Generic DDRX2 Inp	uts With Clock and Data Centere	d at Pin (GDDI	RX2_RX.I	ECLK.Cen	tered) Us	ing PCLK	Clock In	put, Left	and	
Right sides Only - F	igure 3.6	1	T		T	1	1	1	1	
$t_{SU_GDDRX2_centered}$	Data Setup before CLK Input	All Devices	0.321	. –	0.403	—	0.471	—	ns	
$t_{HD_GDDRX2_centered}$	Data Hold after CLK Input	All Devices	0.321	. —	0.403	_	0.471	_	ns	
$f_{\text{DATA}_{GDDRX2}_{centered}}$	GDDRX2 Data Rate	All Devices	_	800	_	700	_	624	Mb/s	
$f_{MAX_GDDRX2_centered}$	GDDRX2 CLK Frequency (ECLK)	All Devices	-	400	—	350	—	312	MHz	
Generic DDRX2 Inp	uts With Clock and Data Aligned	at Pin (GDDR)	(2_RX.EC	LK.Aligne	ed) Using	PCLK Cl	ock Input	, Left an	d Right	
sides Only - Figure	3.7								1	
t _{SU_GDDRX2_aligned}	Data Setup from CLK Input	All Devices	—	-0.344	—	-0.42	_	-0.495	ns + 1/2 UI	
$t_{HD_GDDRX2_aligned}$	Data Hold from CLK Input	All Devices	0.344	—	0.42	_	0.495	-	ns + 1/2 UI	
$f_{DATA_GDDRX2_aligned}$	GDDRX2 Data Rate	All Devices	_	800	—	700	—	624	Mb/s	
f _{MAX_GDDRX2_aligned}	GDDRX2 CLK Frequency	All Devices	—	400	—	350	_	312	MHz	
Video DDRX71 Inpu	uts With Clock and Data Aligned a	t Pin (GDDRX	71_RX.E	CLK) Usin	g PLL Clo	ck Input	, Left and	Right si	des Only	
Figure 3.11										
t _{su_lvds71_i}	Data Setup from CLK Input (bit i)	All Devices	_	-0.271	—	-0.39	_	-0.41	ns+(1/2+i) * UI	
t _{HD_LVDS71_i}	Data Hold from CLK Input (bit i)	All Devices	0.271	—	0.39	_	0.41	_	ns+(1/2+i) * UI	
f _{DATA_LVDS71}	DDR71 Data Rate	All Devices	_	756	—	620	—	525	Mb/s	
f _{MAX_LVDS71}	DDR71 CLK Frequency (ECLK)	All Devices	_	378	—	310	—	262.5	MHz	

Table 3.22. ECP5/ECP5-5G External Switching Characteristics (Continued)



3.19. sysCLOCK PLL Timing

Over recommended operating conditions.

Table 3.23.	sysCLOCK PLL Timing	
-------------	---------------------	--

Parameter	Descriptions	Conditions	Min	Max	Units
f _{IN}	Input Clock Frequency (CLKI, CLKFB)	—	8	400	MHz
f _{out}	Output Clock Frequency (CLKOP, CLKOS)	—	3.125	400	MHz
f _{vco}	PLL VCO Frequency	-	400	800	MHz
f _{PFD} ³	Phase Detector Input Frequency	—	10	400	MHz
AC Characteristi	cs				
t _{DT}	Output Clock Duty Cycle	—	45	55	%
t _{PH4}	Output Phase Accuracy	_	-5	5	%
	Outrast Classical Paris	f _{out} ≥ 100 MHz	_	100	ps p-p
	Output Clock Period Jitter	f _{оит} < 100 MHz	-	0.025	UIPP
. 1		f _{out} ≥ 100 MHz	_	200	ps p-p
LOD IL	Output Clock Cycle-to-Cycle Jitter	f _{оит} < 100 MHz	-	0.050	UIPP
	Output Clock Phase litter	f _{PFD} ≥ 100 MHz	_	200	ps p-p
	Output Clock Phase sitter	f _{PFD} < 100 MHz	-	0.011	UIPP
t _{spo}	Static Phase Offset	Divider ratio = integer	-	400	ps p-p
tw	Output Clock Pulse Width	At 90% or 10%	0.9	—	ns
t _{LOCK} ²	PLL Lock-in Time	-	-	15	ms
tunlock	PLL Unlock Time	-	-	50	ns
+	Input Clock Daviad littar	f _{PFD} ≥ 20 MHz	-	1,000	ps p-p
LIPJIT		f _{PFD} < 20 MHz	-	0.02	UIPP
t _{HI}	Input Clock High Time	90% to 90%	0.5	—	ns
t _{LO}	Input Clock Low Time	10% to 10%	0.5	—	ns
t _{RST}	RST/ Pulse Width	—	1	—	ms
t _{rstrec}	RST Recovery Time	_	1	_	ns
t _{LOAD_REG}	Min Pulse for CIB_LOAD_REG	-	10	—	ns
t _{rotate-setup}	Min time for CIB dynamic phase controls to be stable fore CIB_ROTATE	_	5	_	ns
t _{rotate-wd}	Min pulse width for CIB_ROTATE to maintain "0" or	—	4	—	VCO cycles

Notes:

1. Jitter sample is taken over 10,000 samples for Periodic jitter, and 2,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Period jitter and cycle-to-cycle jitter numbers are guaranteed for $f_{PFD} > 10$ MHz. For $f_{PFD} < 10$ MHz, the jitter numbers may not be met in certain conditions.



4. Pinout Information

4.1. Signal Descriptions

Signal Name	I/O	Description			
General Purpose					
P[L/R] [Group Number]_[A/B/C/D]	1/0	 [L/R] indicates the L (Left), or R (Right) edge of the device. [Group Number] indicates the PIO [A/B/C/D] group. [A/B/C/D] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration. PIO A and B are grouped as a pair, and PIO C and D are group as a pair. Each pair supports true LVDS differential input buffer. Only PIO A and B pair supports true LVDS differential output buffer. Each A/B and C/D pair supports programmable on/off differential input termination of 100 Ω. 			
P[T/B][Group Number]_[A/B]	I/O	 [T/B] indicates the T (top) or B (bottom) edge of the device. [Group Number] indicates the PIO [A/B] group. [A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with sysConfig pins. These pins, when not used as configuration pins, can be programmed as I/Os for user logic. During configuration, the pins not used in configuration are tristated with an internal pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tristated and default to have pull-down enabled after configuration. PIOs on top and bottom do not support differential input signaling or true LVDS output signaling, but it can support emulated differential output buffer. PIO A/B forms a pair of emulated differential output buffer. 			
GSRN		Global RESET signal (active low). Any I/O pin can be GSRN.			
NC	_	No connect.			
RESERVED	_	This pin is reserved and should not be connected to anything on the board.			
GND	_	Ground. Dedicated pins.			
V _{cc}	_	Power supply pins for core logic. Dedicated pins. $V_{CC} = 1.1 V$ (ECP5), 1.2 V (ECP5UM5G)			
Vccaux	_	Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers. $V_{CCAUX} = 2.5 V$.			
V _{CCIOx}	_	Dedicated power supply pins for I/O bank x. V_{CCIO8} is used for configuration and JTAG.			
VREF1_x	-	Reference supply pins for I/O bank x. Pre-determined shared pin in each bank are assigned as VREF1 input. When not used, they may be used as I/O pins.			
PLL, DLL and Clock Functions					
[LOC][_GPLL[T, C]_IN	I	General Purpose PLL (GPLL) input pads: [LOC] = ULC, LLC, URC and LRC, T = true and C = complement. These pins are shared I/O pins. When not configured as GPLL input pads, they can be used as general purpose I/O pins.			
GR_PCLK[Bank][num]	I	General Routing Signals in Banks 0, 1, 2, 3, 4, 6 and 7. There are two in each bank ([num] = 0, 1). Refer to ECP5 sysClock PLL/DLL Design and Usage Guide (TN1263). These pins are shared I/O pins. When not configured as GR pins, they can be used as general purpose I/O pins.			
PCLK[T/C][Bank]_[num]	I/O	General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0, 1, 2, 3, 6 and 7). There are two in each bank ([num] = 0, 1). These are shared I/ O pins. When not configured as PCLK pins, they can be used as general purpose I/O pins.			

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.





5.2. Ordering Part Numbers

5.2.1. Commercial

Part number	Grade	Package	Pins	Temp.	LUTs (K)	SERDES
LFE5U-12F-6BG256C	-6	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-7BG256C	-7	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-8BG256C	-8	Lead free caBGA	256	Commercial	12	No
LFE5U-12F-6MG285C	-6	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-7MG285C	-7	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-8MG285C	-8	Lead free csfBGA	285	Commercial	12	No
LFE5U-12F-6BG381C	-6	Lead free caBGA	381	Commercial	12	No
LFE5U-12F-7BG381C	-7	Lead free caBGA	381	Commercial	12	No
LFE5U-12F-8BG381C	-8	Lead free caBGA	381	Commercial	12	No
LFE5U-25F-6BG256C	-6	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-7BG256C	-7	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-8BG256C	-8	Lead free caBGA	256	Commercial	24	No
LFE5U-25F-6MG285C	-6	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-7MG285C	-7	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-8MG285C	-8	Lead free csfBGA	285	Commercial	24	No
LFE5U-25F-6BG381C	-6	Lead free caBGA	381	Commercial	24	No
LFE5U-25F-7BG381C	-7	Lead free caBGA	381	Commercial	24	No
LFE5U-25F-8BG381C	-8	Lead free caBGA	381	Commercial	24	No
LFE5U-45F-6BG256C	-6	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-7BG256C	-7	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-8BG256C	-8	Lead free caBGA	256	Commercial	44	No
LFE5U-45F-6MG285C	-6	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-7MG285C	-7	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-8MG285C	-8	Lead free csfBGA	285	Commercial	44	No
LFE5U-45F-6BG381C	-6	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-7BG381C	-7	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-8BG381C	-8	Lead free caBGA	381	Commercial	44	No
LFE5U-45F-6BG554C	-6	Lead free caBGA	554	Commercial	44	No
LFE5U-45F-7BG554C	-7	Lead free caBGA	554	Commercial	44	No

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Revision History

Date	Version	Section	Change Summary
March 2018	1.9	All	Updated formatting and page referencing.
		General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-45.
		Architecture	Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SERDES Standard Support. Updated footnote #1.
		DC and Switching Characteristics	Updated Table 3.2. Recommended Operating Conditions.
			Added 2 rows and updated values in Table 3.7. DC Electrical Characteristics.
			Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby).
			Updated Table 3.11. sysl/O Recommended Operating Conditions.
			Updated Table 3.12. Single-Ended DC Characteristics.
			Updated Table 3.13. LVDS.
			Updated Table 3.14. LVDS25E DC Conditions.
			Updated Table 3.21. ECP5/ECP5-5G Maximum I/O Buffer Speed.
			Updated Table 3.28. Receiver Total Jitter Tolerance Specification.
			Updated header name of section 3.28 CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics.
			Updated header name of section 3.29 Gigabit Ethernet/CGMII(1, 25Gbps)/CBRI LVE 12 Electrical and Timing
			Characteristics
		Pinout Information	Updated table in section 4.3.2 LFE5U.
		Ordering Information	Added table rows in 5.2.1 Commercial.
			Added table rows in 5.2.2 Industrial.
		Supplemental Information	Updated For Further Information section.
November 2017	1.8	General Description	Updated Table 1.1. ECP5 and ECP5-5G Family Selection Guide. Added caBGA256 package in LFE5U-12 and LFE5U-25.



(Continued)

Date	Version	Section	Change Summary
April 2017	1.7	All	Changed document number from DS1044 to FPGA-DS-02012.
		General Description	Updated Features section. Changed "1.1 V core power supply" to "1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G".
		Architecture	Updated Overview section. Change "The ECP5/ECP5-5G devices use 1.1 V as their core voltage" to "The ECP5 devices use 1.1V, ECP5UM5G devices use 1.2V as their core voltage"
		DC and Switching Characteristics	Updated Table 3.2. Recommended Operating Conditions Added ECP5-5G on VCC to be 1.2V +/- 5% Added ECP5-5G on VCCA to be 1.2V +/- 3% Updated Table 3.8. ECP5/ECP5-5G Supply Current (Standby) Changed "Core Power Supply Current" for ICC on LFE5UM5G devices Changed "SERDES Power Supply Current (Per Dual)" for ICCA on LFE5UM5G devices Updated Table 3.20. Register-to-Register Performance. Remove "(DDR/SDR)" from DSP Function Changed DSP functions to 225 MHz
		Pinout Information	Update Section 4.1 Signal Description. Revised Vcc Description to "Power supply pins for core logic. Dedicated pins. VCC = 1.1 V (ECP5), 1.2 V (ECP5UM5G)"
February 2016	1.6	All	Changed document status from Preliminary to Final.
		General Description	Updated Features section. Changed "24K to 84K LUTs" to "12K to 84K LUTs". Added LFE5U-12 column to Table 1.1. ECP5 and ECP5-5G Family Selection Guide.
		DC and Switching Characteristics	Updated Power up Sequence section. Identified typical ICC current for specific devices in Table 3.8. ECP5/ECP5-5G Supply Current (Standby). Updated values in Table 3.9. ECP5. Updated values in Table 3.10. ECP5-5G. Added values to -8 Timing column of Table 3.19. Pin-to-Pin Performance. Added values to -8 Timing column of Table 3.20. Register-to-Register Performance. Changed LFE5-45 to All Devices in Table 3.22. ECP5/ECP5-5G External Switching Characteristics. Added table notes to Table 3.31. PCIe (5 Gb/s). Added table note to Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics.
		Pinout Information	Added LFE5U-12 column to the table in LFE5U section.
		Ordering Information	Updated LFE5U in ECP5/ECP5-5G Part Number Description section: added 12 F = 12K LUTs to Logic Capacity. Added LFE5U-12F information to Ordering Part Numbers section.



(Continued)

Date	Version	Section	Change Summary	
November 2015	1.5	All	Added ECP5-5G device family.	
			Changed document title to ECP5 and ECP5-5G Family Data Sheet.	
1.4		General Description Updated Features section. Added support for eDP in RDR and		
		Architecture	Updated Overview section.	
			Revised Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level). Modified Flexible sysIO description and Note.	
			Updated SERDES and Physical Coding Sublayer section.	
			Changed E.24.V in CPRI protocol to E.24.LV.	
			Removed "1.1 V" from paragraph on unused Dual.	
		DC and Switching	Updated Hot Socketing Requirements section. Revised V _{CCHTX} in table	
		Characteristics	notes 1 and 3. Indicated V _{CCHTX} in table note 4.	
			Updated SERDES High-Speed Data Transmitter section. Revised V _{CCHTX}	
			in table note 1.	
		Ordering Information	Updated ECP5/ECP5-5G Part Number Description section. Changed "LFE5 FPGA" under Device Family to "ECP5 FPGA".	
August 2015	1.3	General Description	Updated Features section.	
			Removed SMPTE3G under Embedded SERDES.	
			Added Single Event Upset (SEU) Mitigation Support.	
			Removed SMPTE protocol in fifth paragraph.	
		Architecture	General update.	
		DC and Switching Characteristics	General update.	
		Pinout Information	Updated Signal Descriptions section. Revised the descriptions of the following signals:	
			• P[L/R] [Group Number]_[A/B/C/D]	
			P[T/B][Group Number]_[A/B]	
			D4/IO4 (Previously named D4/MOSI2/IO4)	
			D5/IO5 (Previously named D5/MISO/IO5)	
			VCCHRX_D[dual_num]CH[chan_num]	
			VCCHTX_D[dual_num]CH[chan_num]	
		Supplemental Information	Added TN1184 reference.	

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



(Continued)

Date	Version	Section	Change Summary
August 2014	1.2	DC and Switching Characteristics	SERDES High-Speed Data Receiver section. Updated Table 3.26. Serial Input Data Specifications, Table 3.28. Receiver Total Jitter Tolerance Specification, and Table 3.29. External Reference Clock Specification (refclkp/refclkn).
			Modified section heading to XXAUI/CPRI LV E.30 Electrical and Timing Characteristics. Updated Table 3.33 Transmit and Table 3.34. Receive and Jitter Tolerance.
			Modified section heading to CPRI LV E.24 Electrical and Timing Characteristics. Updated Table 3.35. Transmit and Table 3.36. Receive and Jitter Tolerance.
			Modified section heading to Gigabit Ethernet/SGMII/CPRI LV E.12 Electrical and Timing Characteristics. Updated Table 3.37. Transmit and Table 3.38. Receive and Jitter Tolerance.
June 2014	1.1	Ordering Information	Updated ECP5/ECP5-5G Part Number Description and Ordering Part Numbers sections.
March 2014	1.0	All	Initial release.