E. Attice Semiconductor Corporation - <u>LFE5UM-85F-8MG285C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	21000
Number of Logic Elements/Cells	84000
Total RAM Bits	3833856
Number of I/O	118
Number of Gates	-
Voltage - Supply	1.045V ~ 1.155V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	285-LFBGA, CSPBGA
Supplier Device Package	285-CSFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe5um-85f-8mg285c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figures

Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G-85 Device (Top Level)	13
Figure 2.2. PFU Diagram	14
Figure 2.3. Slice Diagram	15
Figure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8	16
Figure 2.5. General Purpose PLL Diagram	18
Figure 2.6. LFE5UM/LFE5UM5G-85 Clocking	20
Figure 2.7. DCS Waveforms	21
Figure 2.8. Edge Clock Sources per Bank	22
Figure 2.9. ECP5/ECP5-5G Clock Divider Sources	22
Figure 2.10. DDRDLL Functional Diagram	23
Figure 2.11. ECP5/ECP5-5G DLL Top Level View (For LFE-45 and LFE-85)	24
Figure 2.12. Memory Core Reset	26
Figure 2.13. Comparison of General DSP and ECP5/ECP5-5G Approaches	27
Figure 2.14. Simplified sysDSP Slice Block Diagram	28
Figure 2.15. Detailed sysDSP Slice Diagram	29
Figure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides	31
Figure 2.17. Input Register Block for PIO on Top Side of the Device	32
Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device	32
Figure 2.19. Output Register Block on Top Side	33
Figure 2.20. Output Register Block on Left and Right Sides	34
Figure 2.21. Tristate Register Block on Top Side	34
Figure 2.22. Tristate Register Block on Left and Right Sides	35
Figure 2.23. DQS Grouping on the Left and Right Edges	36
Figure 2.24. DQS Control and Delay Block (DQSBUF)	37
Figure 2.25. ECP5/ECP5-5G Device Family Banks	38
Figure 2.26. On-Chip Termination	40
Figure 2.27. SERDES/PCS Duals (LFE5UM/LFE5UM5G-85)	42
Figure 2.28. Simplified Channel Block Diagram for SERDES/PCS Block	43
Figure 3.1. LVDS25E Output Termination Example	56
Figure 3.2. BLVDS25 Multi-point Output Example	57
Figure 3.3. Differential LVPECL33	58
Figure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling)	
Figure 3.5. SLVS Interface	60
Figure 3.6. Receiver RX.CLK.Centered Waveforms	68
Figure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms	68
Figure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	68
Figure 3.9. Transmit TX.CLK.Aligned Waveforms	69
Figure 3.10. DDRX71 Video Timing Waveforms	69
Figure 3.11. Receiver DDRX71 RX Waveforms	70
Figure 3.12. Transmitter DDRX71 TX Waveforms	70
Figure 3.13. Transmitter and Receiver Latency Block Diagram	73
Figure 3.14. SERDES External Reference Clock Waveforms	75
Figure 3.15. sysCONFIG Parallel Port Read Cycle	84
Figure 3.16. sysCONFIG Parallel Port Write Cycle	85
Figure 3.17. svsCONFIG Slave Serial Port Timing	85
Figure 3.18. Power-On-Reset (POR) Timing	86
Figure 3.19. svsCONFIG Port Timing	86
Figure 3.20. Configuration from PROGRAMN Timing	
Figure 3.21. Wake-Up Timing	87
Figure 3.22. Master SPI Configuration Waveforms	
Figure 3.23. JTAG Port Timing Waveforms	89
Figure 3.24. Output Test Load, LVTTL and LVCMOS Standards	89
J ,	

^{© 2014-2018} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



- Four DLLs and four PLLs in LFE5-45 and LFE5-85; two DLLs and two PLLs in LFE5-25 and LFE5-12
- Pre-Engineered Source Synchronous I/O
 - DDR registers in I/O cells
 - Dedicated read/write levelling functionality
 - Dedicated gearing logic
 - Source synchronous standards support
 - ADC/DAC, 7:1 LVDS, XGMII
 - High Speed ADC/DAC devices
 - Dedicated DDR2/DDR3 and LPDDR2/LPDDR3 memory support with DQS logic, up to 800 Mb/s data-rate
- Programmable sysI/O[™] Buffer Supports Wide Range of Interfaces
 - On-chip termination
 - LVTTL and LVCMOS 33/25/18/15/12
 - SSTL 18/15 I, II
 - HSUL12
 - LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS

- subLVDS and SLVS, MIPI D-PHY input interfaces
- Flexible Device Configuration
 - Shared bank for configuration I/Os
 - SPI boot flash interface
 - Dual-boot images supported
 - Slave SPI
 - TransFR[™] I/O for simple field updates
- Single Event Upset (SEU) Mitigation Support
 - Soft Error Detect Embedded hard macro
 - Soft Error Correction Without stopping user operation
 - Soft Error Injection Emulate SEU event to debug system error handling
- System Level Support
 - IEEE 1149.1 and IEEE 1532 compliant
 - Reveal Logic Analyzer
 - On-chip oscillator for initialization and general use
 - 1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G

Device	LFE5UM-25 LFE5UM5G-25	LFE5UM-45 LFE5UM5G-45	LFE5UM-85 LFE5UM5G-85	LFE5U- 12	LFE5U- 25	LFE5U- 45	LFE5U- 85
LUTs (K)	24	44	84	12	24	44	84
sysMEM Blocks (18 Kb)	56	108	208	32	56	108	208
Embedded Memory (Kb)	1,008	1944	3744	576	1,008	1944	3744
Distributed RAM Bits (Kb)	194	351	669	97	194	351	669
18 X 18 Multipliers	28	72	156	28	28	72	156
SERDES (Dual/Channels)	1/2	2/4	2/4	0	0	0	0
PLLs/DLLs	2/2	4/4	4/4	2/2	2/2	4/4	4/4
Packages (SERDES Channels /	IO Count)						
256 caBGA (14 x 14 mm ² , 0.8 mm)	-	—	-	0/197	0/197	0/197	_
285 csfBGA (10 x 10 mm ² , 0.5 mm)	2/118	2/118	2/118	0/118	0/118	0/118	0/118
381 caBGA (17 x 17 mm², 0.8 mm)	2/197	4/203	4/205	0/197	0/197	0/203	0/205
554 caBGA (23 x 23 mm ² , 0.8 mm)	_	4/245	4/259	_	_	0/245	0/259
756 caBGA (27 x 27 mm², 0.8 mm)	_	_	4/365	_	_	_	0/365

Table 1.1. ECP5 and ECP5-5G Family Selection Guide

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



2.3. Routing

There are many resources provided in the ECP5/ECP5-5G devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The ECP5/ECP5-5G family has an enhanced routing architecture that produces a compact design. The Diamond design software tool suites take the output of the synthesis tool and places and routes the design.

2.4. Clocking Structure

ECP5/ECP5-5G clocking structure consists of clock synthesis blocks (sysCLOCK PLL); balanced clock tree networks (PCLK and ECLK trees); and efficient clock logic modules (CLOCK DIVIDER and Dynamic Clock Select (DCS), Dynamic Clock Control (DCC) and DLL). All of these functions are described below.

2.4.1. sysCLOCK PLL

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The devices in the ECP5/ECP5-5G family support two to four full-featured General Purpose PLLs. The sysCLOCK PLLs provide the ability to synthesize clock frequencies.

The architecture of the PLL is shown in Figure 2.5. A description of the PLL functionality follows.

CLKI is the reference frequency input to the PLL and its source can come from two different external CLK inputs or from internal routing. A non-glitchless 2-to-1 input multiplexor is provided to dynamically select between two different external reference clock sources. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the PLL which can come from internal feedback path, routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLL has four clock outputs CLKOP, CLKOS, CLKOS2 and CLKOS3. Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the primary clock network. Only CLKOP and CLKOS outputs can go to the edge clock network.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically using the PHASESEL, PHASEDIR, PHASESTEP, and PHASELOADREG ports.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected.





© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



2.5.1.2. Dynamic Clock Select

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operation modes, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve functioning glitch-less DCS output clock, but it is not required running clocks when used as non-glitch-less normal clock multiplexer.

There are two DCS blocks per device that are fed to all quadrants. The inputs to the DCS block come from all the output of MIDMUXs and Clock from CIB located at the center of the PLC array core. The output of the DCS is connected to one of the inputs of Primary Clock Center MUX.

Figure 2.7 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).



Figure 2.7. DCS Waveforms

2.5.2. Edge Clock

ECP5/ECP5-5G devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are two ECLK networks per bank IO on the Left and Right sides of the devices.

Each Edge Clock can be sourced from the following:

- Dedicated Clock input pins (PCLK)
- DLLDEL output (Clock delayed by 90o)
- PLL outputs (CLKOP and CLKOS)
- ECLKBRIDGE
- Internal Nodes

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



2.11. **PIO**

The PIO contains three blocks: an input register block, output register block, and tristate register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

2.11.1. Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition, the input register blocks for the PIOs on the left and right edges include built-in FIFO logic to interface to DDR and LPDDR memory.

The Input register block on the right and left sides includes gearing logic and registers to implement IDDRX1 and IDDRX2 functions. With two PICs sharing the DDR register path, it can also implement IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers to shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers samples the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. The top side of the device supports IDDRX1 gearing function. For more information on gearing function, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).

Figure 2.17 shows the input register block for the PIOs on the top edge.



Figure 2.17. Input Register Block for PIO on Top Side of the Device

Figure 2.18 shows the input register block for the PIOs located on the left and right edges.



*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

Figure 2.18. Input Register Block for PIO on Left and Right Side of the Device

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice







Name	Туре	Description
TD	Input	Tristate Input to Tristate SDR Register
RST	Input	Reset to the Tristate Block
TD[1:0]	Input	Tristate input to TSHX2 function
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output
TQ	Output	Output of the Tristate block

2.13. DDR Memory Support

2.13.1. DQS Grouping for DDR Memory

Certain PICs have additional circuitry to allow the implementation of high-speed source synchronous and DDR2, DDR3, LPDDR2 or LPDDR3 memory interfaces. The support varies by the edge of the device as detailed below.

The left and right sides of the PIC have fully functional elements supporting DDR2, DDR3, LPDDR2 or LPDDR3 memory interfaces. Every 16 PIOs on the left and right sides are grouped into one DQS group, as shown in Figure 2.23 on page 36. Within each DQS group, there are two pre-placed pins for DQS and DQS# signals. The rest of the pins in the DQS group can be used as DQ signals and DM signal. The number of pins in each DQS group bonded out is package dependent. DQS groups with less than 11 pins bonded out can only be used for LPDDR2/3 Command/ Address busses. In DQS groups with more than 11 pins bonded out, up to two pre-defined pins are assigned to be used as "virtual" VCCIO, by driving these pins to HIGH, with the user connecting these pins to VCCIO power supply. These connections create "soft" connections to V_{CCIO} thru these output pins, and make better connections on VCCIO to help to reduce SSO noise. For details, refer to ECP5 and ECP5-5G High-Speed I/O Interface (TN1265).



	PIO A	sysIO Buffer	Pad A (T)
••	PIO B	sysIO Buffer	Pad B (C)
••	PIO C	sysIO Buffer	Pad C
••	PIO D	sysIO Buffer ←→	Pad D
↓	PIO A	sysIO Buffer	Pad A (T)
••	PIO B	sysIO Buffer	Pad B (C)
↓	PIO C	sysIO Buffer	Pad C
↓	PIO D	sysIO Buffer	Pad D
	DQSBUF	Delay	'
↓ →	PIO A	syslO Buffer	Pad A (T)
↓	PIO B	sysIO Buffer	Pad B (C)
↓	PIO C	sysIO Buffer	Pad C
↓ →	PIO D	sysIO Buffer	Pad D
↓	PIO A	sysIO Buffer	Pad A (T)
↓	PIO B	sysIO Buffer	Pad B (C)
↓	PIO C	syslO Buffer ◀ ┿	Pad C
	PIO D	sysIO Buffer	Pad D

Figure 2.23. DQS Grouping on the Left and Right Edges

2.13.2. DLL Calibrated DQS Delay and Control Block (DQSBUF)

To support DDR memory interfaces (DDR2/3, LPDDR2/3), the DQS strobe signal from the memory must be used to capture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory device aligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This time shifted is achieved by using DQSDEL programmable delay line in the DQS Delay Block (DQS read circuit). The DQSDEL is implemented as a slave delay line and works in conjunction with a master DDRDLL.

This block also includes slave delay line to generate delayed clocks used in the write side to generate DQ and DQS with correct phases within one DQS group. There is a third delay line inside this block used to provide write leveling feature for DDR write if needed.

Each of the read and write side delays can be dynamically shifted using margin control signals that can be controlled by the core logic.

FIFO Control Block shown in Figure 2.24 generates the Read and Write Pointers for the FIFO block inside the Input Register Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.



When an error is detected, and the user's error handling software determines the error did not create any risk to the system operation, the SEC tool allows the device to be re-configured in the background to correct the affected bit. This operation allows the user functions to continue to operate without stopping the system function.

Additional SEI tool is also available in the Diamond Software, by creating a frame of data to be programmed into the device in the background with one bit changed, without stopping the user functions on the device. This emulates an SEU situation, allowing the user to test and monitor its error handling software.

For further information on SED support, refer to LatticeECP3, ECP5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide (TN1184).

2.18.3. On-Chip Oscillator

Every ECP5/ECP5-5G device has an internal CMOS oscillator which is used to derive a Master Clock (MCLK) for configuration. The oscillator and the MCLK run continuously and are available to user logic after configuration is completed. The software default value of the MCLK is nominally 2.4 MHz. Table 2.16 lists all the available MCLK frequencies. When a different Master Clock is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal Master Clock frequency of 2.4 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.4 MHz.

This internal oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, refer to ECP5 and ECP5-5G sysCONFIG Usage Guide (TN1260) and ECP5 and ECP5-5G sysClock PLL/DLL Design and Usage Guide (TN1263).

Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)

MCLK Frequency (MHz)					
2.4					
4.8					
9.7					
19.4					
38.8					
62					

2.19. Density Shifting

The ECP5/ECP5-5G family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. An example is that some user I/Os may become No Connects in smaller devices in the same package. Refer to the ECP5/ECP5-5G Pin Migration Tables and Diamond software for specific restrictions and limitations.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



3.10. Supply Current (Standby)

Over recommended operating conditions.

Table 3.8. ECP5/ECP5-5G Supply Current (Standby)

Symbol	Parameter	Device	Typical	Unit
		LFE5U-12F/ LFE5U-25F/ LFE5UM-25F	77	mA
		LFE5UM5G-25F	77	mA
	Come Devices Commission Comment	LFE5U-45F/ LFE5UM-45F	116	mA
ICC	Core Power Supply Current	LFE5UM5G-45F	116	mA
		LFE5U-85F/ LFE5UM-85F	212	mA
		LFE5UM5G-85F	212	mA
I _{CCAUX}		LFE5U-12F/ LFE5U-25F/ LFE5UM-25F/ LFE5UM5G-25F	16	mA
	Auxiliary Power Supply Current	LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F	17	mA
		LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F	26	mA
		LFE5U-12F/ LFE5U-25F/ LFE5UM-25F/ LFE5UM5G-25F	0.5	mA
I _{CCIO}	Bank Power Supply Current (Per Bank)	LFE5U-45F/ LFE5UM-45F/ LFE5UM5G-45F	0.5	mA
		LFE5U-85F/ LFE5UM-85F/ LFE5UM5G-85F	0.5	mA
		LFE5UM-25F	11	mA
I _{CCA}	SERDES Power Supply Current (Per	LFE5UM5G-25F	12	mA
		LFE5UM-45F	9.5	mA
	Dual)	LFE5UM5G-45F	11	mA
		LFE5UM-85F	9.5	mA
		LFE5UM5G-85F	11	mA

Notes:

- For further information on supply current, see the list of technical documentation in Supplemental Information section on page 102.
- Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.

• Frequency 0 Hz.

- Pattern represents a "blank" configuration data file.
- T_J = 85 °C, power supplies at nominal voltage.
- To determine the ECP5/ECP5-5G peak start-up current, use the Power Calculator tool in the Lattice Diamond Design Software.



3.13. sysI/O Single-Ended DC Electrical Characteristics

Input/Output	VIL		V _{IH}		V _{OL} Max V _{OH} Min		L 1/m A)	I 1 (m A)	
Standard	Min (V)	Max (V)	Min (V)	Max (V)	(V)	(V)	1 _{0L} - (mA)	юн (ПА)	
LVCMOS33	-0.3	0.8	2.0	3.465	0.4	V _{CCIO} – 0.4	16, 12, 8, 4	-16, -12, -8, -4	
LVCMOS25	-0.3	0.7	1.7	3.465	0.4	$V_{CCIO} - 0.4$	12, 8, 4	-12, -8, -4	
LVCMOS18	-0.3	0.35 V _{CCIO}	0.65 V _{CCIO}	3.465	0.4	V _{CCIO} – 0.4	12, 8, 4	-12, -8, -4	
LVCMOS15	-0.3	0.35 V _{CCIO}	0.65 V _{CCIO}	3.465	0.4	$V_{CCIO} - 0.4$	8, 4	-8, -4	
LVCMOS12	-0.3	0.35 V _{CCIO}	0.65 V _{CCIO}	3.465	0.4	V _{CCIO} – 0.4	8, 4	-8, -4	
LVTTL33	-0.3	0.8	2.0	3.465	0.4	V _{CCIO} – 0.4	16, 12, 8, 4	-16, -12, -8, -4	
SSTL18_I (DDR2 Memory)	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	3.465	0.4	V _{CCIO} – 0.4	6.7	-6.7	
SSTL18_II	-0.3	V _{REF} -	V _{REF} + 0.125	3.465	0.28	V _{CCIO} -0.28	13.4	-13.4	
SSTL15 _I (DDR3 Memory)	-0.3	$V_{REF} - 0.1$	V _{REF} + 0.1	3.465	0.31	V _{CCIO} -0.31	7.5	-7.5	
SSTL15_II (DDR3 Memory)	-0.3	$V_{REF} - 0.1$	V _{REF} + 0.1	3.465	0.31	V _{CCIO} -0.31	8.8	-8.8	
SSTL135_I (DDR3L Memory)	-0.3	V _{REF} -0.09	V _{REF} + 0.09	3.465	0.27	V _{CCIO} – 0.27	7	-7	
SSTL135_II (DDR3L Memory)	-0.3	V _{REF} -0.09	V _{REF} + 0.09	3.465	0.27	V _{CCIO} – 0.27	8	-8	
MIPI D-PHY (LP) ³	-0.3	0.55	0.88	3.465	—	_	—	—	
HSUL12 (LPDDR2/3 Memory)	-0.3	V _{REF} -0.1	V _{REF} + 0.1	3.465	0.3	V _{CCIO} – 0.3	4	-4	

Table 3.12. Single-Ended DC Characteristics

Notes:

1. For electromigration, the average DC current drawn by the I/O pads within a bank of I/Os shall not exceed 10 mA per I/O (All I/Os used in the same V_{CCIO}).

2. Not all IO types are supported in all banks. Refer to ECP5 and ECP5-5G sysIO Usage Guide (TN1262) for details.

3. MIPI D-PHY LP input can be implemented by powering VCCIO to 1.5V, and select MIPI LP primitive to meet MIPI Alliance spec on V_{IH} and V_{IL}. It can also be implemented as LVCMOS12 with VCCIO at 1.2V, which would meet V_{IH}/V_{IL} spec on LVCOM12.



3.14. sysl/O Differential Electrical Characteristics

3.14.1. LVDS

Over recommended operating conditions.

Table 3.13. LVDS

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{INP} , V _{INM}	Input Voltage	-	0	—	2.4	V
V _{CM}	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	—	2.35	V
V _{THD}	Differential Input Threshold	Difference between the two Inputs	±100	—	—	mV
I _{IN}	Input Current	Power On or Power Off	_	—	±10	μA
V _{OH}	Output High Voltage for V_{OP} or V_{OM}	$R_T = 100 \Omega$	—	1.38	1.60	V
V _{OL}	Output Low Voltage for V_{OP} or V_{OM}	$R_T = 100 \Omega$	0.9 V	1.03	_	V
V _{OD}	Output Voltage Differential	(V_{OP} - V_{OM}), R_T = 100 Ω	250	350	450	mV
ΔV_{OD}	Change in V _{OD} Between High and Low	_	—	—	50	mV
V _{os}	Output Voltage Offset	$(V_{OP} + V_{OM})/2$, $R_T = 100 \Omega$	1.125	1.25	1.375	V
ΔV_{OS}	Change in V_{OS} Between H and L	—	—	—	50	mV
I _{SAB}	Output Short Circuit Current	$V_{OD} = 0$ V Driver outputs shorted to each other	_	_	12	mA

Note: On the left and right sides of the device, this specification is valid only for $V_{CCIO} = 2.5$ V or 3.3 V.

3.14.2. **SSTLD**

All differential SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

3.14.3. LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V V_{CCIO} . The default drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 12 mA or 16 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.14.5. BLVDS25

The ECP5/ECP5-5G devices support the BLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3.2 is one possible solution for bi-directional multi-point differential signals.



Figure 3.2. BLVDS25 Multi-point Output Example

Over recommended operating conditions.

Parameter	Description	Тур	11	
		Zo = 45 Ω	Zo = 90 Ω	Unit
V _{CCIO}	Output Driver Supply (±5%)	2.50	2.50	V
Z _{OUT}	Driver Impedance	10.00	10.00	Ω
R _S	Driver Series Resistor (±1%)	90.00	90.00	Ω
R _{TL}	Driver Parallel Resistor (±1%)	45.00	90.00	Ω
R _{TR}	Receiver Termination (±1%)	45.00	90.00	Ω
V _{OH}	Output High Voltage	1.38	1.48	V
V _{OL}	Output Low Voltage	1.12	1.02	V
V _{OD}	Output Differential Voltage	0.25	0.46	V
V _{CM}	Output Common Mode Voltage	1.25	1.25	V
I _{DC}	DC Output Current	11.24	10.20	mA

Table 3.15. BLVDS25 DC Conditions

Note: For input buffer, see LVDS Table 3.13 on page 55.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



3.14.6. LVPECL33

The ECP5/ECP5-5G devices support the differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3.3 is one possible solution for point-to-point signals.





Over recommended operating conditions.

Parameter	Description	Typical	Unit
V _{CCIO}	Output Driver Supply (±5%)	3.30	V
Z _{OUT}	Driver Impedance	10	Ω
Rs	Driver Series Resistor (±1%)	93	Ω
R _P	Driver Parallel Resistor (±1%)	196	Ω
R _T	Receiver Termination (±1%)	100	Ω
V _{OH}	Output High Voltage	2.05	V
V _{OL}	Output Low Voltage	1.25	V
V _{OD}	Output Differential Voltage	0.80	V
V _{CM}	Output Common Mode Voltage	1.65	V
ZBACK	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	12.11	mA

Table 3.16. LVPECL33 DC Conditions

Note: For input buffer, see LVDS Table 3.13 on page 55.



3.14.8. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard and relies on the advantage of its use of smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The ECP5/ECP5-5G devices can receive differential input up to 800 Mb/s with its LVDS input buffer. This LVDS input buffer is used to meet the SLVS input standard specified by the JEDEC standard. The SLVS output parameters are compared to ECP5/ECP5-5G LVDS input parameters, as listed in Table 3.18.

Table 3.18. Input to SLVS

Parameter	ECP5/ECP5-5G LVDS Input	SLVS Output	Unit
Vcm (min)	50	150	mV
Vcm (max)	2350	250	mV
Differential Voltage (min)	100	140	mV
Differential Voltage (max)	—	270	mV

ECP5/ECP5-5G does not support SLVS output. However, SLVS output can be created using ECP5/ECP5-5G LVDS outputs by level shift to meet the low Vcm/Vod levels required by SLVS. Figure 3.5 shows how the LVDS output can be shifted external to meet SLVS levels.



Figure 3.5. SLVS Interface

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



3.21. SERDES/PCS Block Latency

Table 3.26 describes the latency of each functional block in the transmitter and receiver. Latency is given in parallel clock cycles. Figure 3.13 shows the location of each block.

Т	able 3.2	6. SERDES/PCS Latency Breakdown

Item	Description	Min	Avg	Max	Fixed	Bypass	Unit ³
Transmi	t Data Latency ¹						
FPGA Bridge - Gearing disabled with same clocks		3	—	4	-	1	byte clk
11	FPGA Bridge - Gearing enabled	5	—	7	—	—	word clk
Т2	8b10b Encoder	_	—	—	2	1	byte clk
Т3	SERDES Bridge transmit	_	—	—	2	1	byte clk
тл	Serializer: 8-bit mode	_	—	—	15 + ∆1	—	UI + ps
14	Serializer: 10-bit mode	_	—	—	18 + Δ 1	—	UI + ps
Pre-emphasis ON		_	—	—	1 + ∆2	—	UI + ps
Pre-emphasis OFF		_	—	—	0 + ∆3	—	UI + ps
Receive Data Latency ²							
D1	Equalization ON		—	—	Δ1	—	UI + ps
KI .	Equalization OFF	_	—	—	Δ2	—	UI + ps
22	Deserializer: 8-bit mode		—	—	10 + ∆3	—	UI + ps
R2	Deserializer: 10-bit mode	_	—	—	12 + ∆3	—	UI + ps
R3	SERDES Bridge receive	_	—	—	2	—	byte clk
R4	Word alignment	3.1	—	4	—	1	byte clk
R5	5 8b10b decoder		—	—	1	0	byte clk
R6	Clock Tolerance Compensation		15	23	_	1	byte clk
57	FPGA Bridge - Gearing disabled with same clocks	4	_	5	_	1	byte clk
ñ/	FPGA Bridge - Gearing enabled	7	_	9	_	_	word clk

Notes:

1. $\Delta 1 = -245 \text{ ps}, \Delta 2 = +88 \text{ ps}, \Delta 3 = +112 \text{ ps}.$

2. $\Delta 1 = +118 \text{ ps}, \Delta 2 = +132 \text{ ps}, \Delta 3 = +700 \text{ ps}.$

3. byte clk = 8UIs (8-bit mode), or 10 UIs (10-bit mode); word clk = 16UIs (8-bit mode), or 20 UIs (10-bit mode).





© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 3.31. PCIe (5 Gb/s) (Continued)

Symbol	Description	Test Conditions	Min	Тур	Мах	Unit
Receive ^{1, 2}		' 				
UI	Unit Interval	—	199.94	200	200.06	ps
V _{RX-DIFF-PP}	Differential Rx peak-peak voltage	—	0.34 ³	_	1.2	V, p-p
T _{RX-RJ-RMS}	Receiver random jitter tolerance (RMS)	1.5 MHz – 100 MHz Random noise	_	Ι	4.2	ps, RMS
T _{RX-DJ}	Receiver deterministic jitter tolerance	—	—	_	88	ps
V _{RX-CM-AC}	Common mode noise from Rx	_	_	Ι		тV <i>,</i> p-р
Receiver differential Return Loss, package plus silicon		50 MHz < freq < 1.25 GHz	10	Ι	Ι	dB
		1.25 GHz < freq < 2.5 GHz	8	Ι	Ι	dB
R _{LRX-CM}	Receiver common mode Return Loss, package plus silicon	_	6	Ι	Ι	dB
Z _{RX-DC}	Receiver DC single ended impedance	—	40		60	Ω
Z _{RX-HIGH-IMP-DC}	Receiver DC single ended impedance when powered down	_	200K		I	Ω
V _{RX-CM-AC-P}	Rx AC peak common mode voltage	_	_	_		mV <i>,</i> peak
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	_	65	-	340 ³	mv,
L _{RX-SKEW}	Receiver lane-lane skew	_	_	_	8	ns

Notes:

1. Values are measured at 5 Gb/s.

2. Measured with external AC-coupling on the receiver.

3. Not in compliance with PCI Express standard.



3.27. XAUI/CPRI LV E.30 Electrical and Timing Characteristics

3.27.1. AC and DC Characteristics

Over recommended operating conditions.

Table 3.33. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
T _{RF}	Differential rise/fall time	20% to 80%	_	80	—	ps
Z _{TX_DIFF_DC}	Differential impedance	-	80	100	120	Ω
J _{TX_DDJ} ^{2, 3}	Output data deterministic jitter	—	_	—	0.17	UI
J _{TX_TJ} ^{1, 2, 3}	Total output data jitter	-	—	—	0.35	UI

Notes:

- 1. Total jitter includes both deterministic jitter and random jitter.
- 2. Jitter values are measured with each CML output AC coupled into a 50 Ω impedance (100 Ω differential impedance).
- 3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

Over recommended operating conditions.

Table 3.34. Receive and Jitter Tolerance

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
RL _{RX_DIFF}	Differential return loss	From 100 MHz to 3.125 GHz	10	-	_	dB
RL _{RX_CM}	Common mode return loss	From 100 MHz to 3.125 GHz	6	-	_	dB
Z _{RX_DIFF}	Differential termination resistance		80	100	120	Ω
J _{RX_DJ} ^{1, 2, 3}	Deterministic jitter tolerance (peak-to-peak)	—	—	—	0.37	UI
J _{RX_RJ} 1, 2, 3	Random jitter tolerance (peak-to-peak)	—	—	-	0.18	UI
J _{RX_SJ} ^{1, 2, 3}	Sinusoidal jitter tolerance (peak-to-peak)	-	_		0.10	UI
J _{RX_TJ} ^{1, 2, 3}	Total jitter tolerance (peak-to-peak)	—	_	-	0.65	UI
T _{RX_EYE}	Receiver eye opening	_	0.35	_	_	UI

Notes:

1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.

2. Jitter values are measured with each high-speed input AC coupled into a 50 Ω impedance.

3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.

3.28. CPRI LV E.24/SGMII(2.5Gbps) Electrical and Timing Characteristics

3.28.1. AC and DC Characteristics

Table 3.35. Transmit

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
T _{RF} ¹	Differential rise/fall time	20% to 80%	-	80	—	ps
Z _{TX_DIFF_DC}	Differential impedance	_	80	100	120	Ω
J _{TX_DDJ} ^{3, 4}	Output data deterministic jitter	_	_	_	0.17	UI
J _{TX_TJ} ^{2, 3, 4}	Total output data jitter	_	_	_	0.35	UI

Notes:

1. Rise and Fall times measured with board trace, connector and approximately 2.5 pf load.

- 2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.
- 3. Jitter values are measured with each CML output AC coupled into a 50 Ω impedance (100 Ω differential impedance).
- 4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.



Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	CL	Timing Ref.	VT
		ω		LVCMOS 3.3 = 1.5 V	—
LVTTL and other LVCMOS settings (L \ge H, H \ge L)				LVCMOS 2.5 = $V_{CCIO}/2$	—
	×		0 pF	LVCMOS 1.8 = V _{CCIO} /2	_
				LVCMOS 1.5 = $V_{CCIO}/2$	—
				LVCMOS 1.2 = $V_{CCIO}/2$	—
LVCMOS 2.5 I/O (Z ≥ H)	8	1 MΩ	0 pF	V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 MΩ	x	0 pF	V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H ≥ Z)	8	100	0 pF	V _{он} – 0.10	—
LVCMOS 2.5 I/O (L ≥ Z)	100	×	0 pF	V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.



Signal Name	I/O	Description
PLL, DLL and Clock Functions (Continu	ed)	
[L/R]DQS[group_num]	I/O	DQS input/output pads: T (top), R (right), group_num = ball number associated with DQS[T] pin.
[T/R]]DQ[group_num]	I/O	DQ input/output pads: T (top), R (right), group_num = ball number associated with DQS[T] pin.
Test and Programming (Dedicated Pin	s)	
TMC		Test Mode Select input, used to control the 1149.1 state machine. Pull-up is
1015	I	enabled during configuration. This is a dedicated input pin.
ТСК	I	Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled. This is a dedicated input pin.
TDI	I	Test Data in pin. Used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). Pull-up is enabled during configuration. This is a dedicated input pin.
TDO	0	Output pin. Test Data Out pin used to shift data out of a device using 1149.1. This is a dedicated output pin.
Configuration Pads (Used during sysC	ONFIG)	
CFG[2:0]	I	Mode pins used to specify configuration mode values latched on rising edge of INITN. During configuration, a pull-up is enabled. These are dedicated pins.
INITN	I/O	Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. This is a dedicated pin.
PROGRAMN	I	Initiates configuration sequence when asserted low. This pin always has an active pull-up. This is a dedicated pin.
DONE	I/O	Open Drain pin. Indicates that the configuration sequence is complete, and the startup sequence is in progress. This is a dedicated pin.
CCLK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI, Serial, and CPU modes. Output Configuration Clock for configuring an FPGA in Master configuration modes (Master SPI, Master Serial). This is a dedicated pin.
HOLDN/DI/BUSY/CSSPIN/CEN	I/O	Parallel configuration mode busy indicator. SPI/SPIm mode data output. This is a shared I/O pin. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
CSN/SN	I/O	Parallel configuration mode active-low chip select. Slave SPI chip select. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
CS1N	I	Parallel configuration mode active-low chip select. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
WRITEN	I	Write enable for parallel configuration modes. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
DOUT/CSON	0	Serial data output. Chip select output. SPI/SPIm mode chip select. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O
D0/MOSI/IO0	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.

^{© 2014-2018} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Signal Name	I/O	Description
Configuration Pads (Used during sysCON	FIG) (Con	tinued)
D1/MISO/IO1	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an input in Master mode, and output in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
D2/IO2	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
D3/IO3	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
D4/IO4	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin.
D5/IO5	I/O	Parallel configuration I/O. Open drain during configuration. This is a shared I/ O pin. When not in configuration, it can be used as general purpose I/O pin.
D6/IO6	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.
D7/IO7	I/O	Parallel configuration I/O. Open drain during configuration. When in SPI modes, it is an output in Master mode, and input in Slave mode. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin
SERDES Function		
VCCAx	-	SERDES, transmit, receive, PLL and reference clock buffer power supply for SERDES Dual x. All VCCA supply pins must always be powered to the recommended operating voltage range. If no SERDES channels are used, connect VCCA to VCC. VCCAx = 1.1 V for ECP5, VCCAx = 1.2 V for ECP5-5G.
VCCAUXAx	-	SERDES Aux Power Supply pin for SERDES Dual x. VCCAUXAx = 2.5 V.
HDRX[P/N]_D[dual_num]CH[chan_num]	Ι	High-speed SERDES inputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES input pins.
HDTX[P/N]_D[dual_num]CH[chan_num]	0	High-speed SERDES outputs, P = Positive, N = Negative, dual_num = [0, 1], chan_num = [0, 1]. These are dedicated SERDES output pins.
REFCLK[P/N]_D[dual_num]	Ι	SERDES Reference Clock inputs, P = Positive, N = Negative, dual_num = [0, 1]. These are dedicated SERDES input pins.
VCCHRX_D[dual_num]CH[chan_num]	_	SERDES High-Speed Inputs Termination Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G.
VCCHTX_D[dual_num]CH[chan_num]	_	SERDES High-Speed Outputs Buffer Voltage Supplies, dual_num = [0, 1], chan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V on ECP5-5G.

Notes:

1. When placing switching I/Os around these critical pins that are designed to supply the device with the proper reference or supply voltage, care must be given.

2. These pins are dedicated inputs or can be used as general purpose I/O.

3. m defines the associated channel in the quad.

© 2014-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.