

Welcome to **E-XFL.COM**


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	1-Wire, I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	49
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	81-WFBGA, WLBGA
Supplier Device Package	81-WLP (3.95x4.11)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/max32620iwgb-t

MAX32620/MAX32621 Block Diagram



Electrical Characteristics (continued)

(Limits are tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD12} Current,	lanus une	96MHz oscillator selected as system clock, measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DDIO} , outputs do not source/sink any current		96		
LP3 Mode	IDD12_LP3	4MHz oscillator selected as system clock measured on the V _{DD12} pin and executing code from cache memory, all inputs are tied to V _{SS} or V _{DDIO} , outputs do not source/sink any current		49		_ μΑ
V _{DD18} Current,	lpp.co.upo	96MHz oscillator selected as system clock, measured on the V_{DD18} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DDIO} , outputs do not source/sink any current		366		- μΑ
LP3 Mode	I _{DD18_LP3}	4MHz oscillator selected as system clock, measured on the VDD18 pin and executing code from cache memory, all inputs are tied to V _{SS} or V _{DDIO} , outputs do not source/sink any current.		33		μΑ
V _{RTC} Current,	Into Los	RTC disabled		1.15		μA
LP3 Mode	I _{RTC_LP3}	RTC enabled		1.55		μA
V _{DD12} Dynamic Current, LP2 Mode	I _{DD12_DLP2}	Measured on the V _{DD12} pin, ARM in sleep mode, PMU with two channels active		23		μΑ/ MHz
V _{DD12} Current,		96MHz oscillator selected as system clock, measured on the V _{DD12} pin, ARM in sleep mode, system clock stopped		96		
LP2 Mode	I _{DD12_LP2}	4MHz oscillator selected as system clock, measured on the V _{DD12} pin, ARM in sleep mode, system clock stopped		49		- μΑ
V _{DD18} Current,		96MHz oscillator selected as system clock, ARM in sleep mode, PMU with two channels active, all inputs are tied to V _{SS} or V _{DDIO} , outputs do not source/sink any current		366		
LP2 Mode	I _{DD18_LP2}	4MHz oscillator selected as system clock, ARM in sleep mode, PMU with two channels active, all inputs are tied to V _{SS} or V _{DDIO} , outputs do not source/sink any current		33		- μΑ
V _{RTC} Current,	Into the	RTC disabled		1.15		μA
LP2 Mode	I _{RTC_LP2}	RTC enabled		1.55		μA

Electrical Characteristics (continued)

(Limits are tested at $T_A = +25^{\circ}C$ and $T_A = +85^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD12} Current, LP1 Mode	I _{DD12_LP1}	Standby state with full data retention		1.11		μA
V _{DD18} Current, LP1 Mode	I _{DD18_LP1}	Standby state with full data retention		120		nA
V _{RTC} Current,		RTC disabled		244		nA
LP1 Mode	I _{RTC_LP1}	RTC enabled		594		nA
V _{DD12} Current, LP0 Mode	I _{DD12_LP0}			14		nA
V _{DD18} Current, LP0 Mode	I _{DD18_LP0}			120		nA
V _{RTC} Current,		RTC disabled		105		nA
LP0 Mode	I _{RTC_LP0}	RTC enabled		505		nA
DTC On anating Comment	I _{RTC_LP23}	LP3, LP2 modes		0.7		μA
RTC Operating Current	I _{RTC_LP01}	LP1, LP0 modes		0.35		μA
LP2 Mode Resume Time	t _{LP2_ON}			0		μs
LP1 Mode Resume Time	tLP1_ON			5		μs
LP0 Mode Resume Time	t _{LP0_ON}			11		μs
CLOCKS						
Laternal Delevation On Sileton		Factory default	94	96.0	98	MHz
Internal Relaxation Oscillator Frequency	^f INTCLK	Firmware trimmed, required for USB compliance	95.76	96.0	96.24	MHz
Internal RC Oscillator Frequency	fRCCLK		0.001	4	4.1	MHz
System Clock Frequency	f _{CK}		0.371		97.92	MHz
System Clock Period	t _{CK}			1/f _{CK}		
RTC Input Frequency	f _{32KIN}	32kHz watch crystal, 6pF, ESR < 70kΩ		32.768		kHz
RTC Power Up Time	t _{RTC_ON}			250		ms
GENERAL PURPOSE I/O						
		Legacy V _{DD18} I/O supply, includes JTAG			0.3 x V _{DD18}	
Input Low Voltage for SRSTN, and All Port Pins	V_{IL}	V _{DDIO} selected as I/O supply, includes JTAG			0.3 x V _{DDIO}	V
		V _{DDIOH} selected as I/O supply			0.3 x V _{DDIOH}	
Input Low Voltage for RSTN	V	Legacy V _{DD18} I/O supply			0.3 x V _{RTC}	V
Illiput Low Voltage IOI KOTN	V_{IL}	V _{DDIO} or V _{DDIOH} selected as I/O supply			0.3 x V _{RTC}	v

Electrical Characteristics (continued)

(Limits are tested at $T_A = +25^{\circ}C$ and $T_A = +85^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		Legacy V _{DD18} I/O supply, includes JTAG	0.7 x V _{DD18}			
Input High Voltage for SRSTN, and All Port Pins	V_{IH}	V _{DDIO} selected as I/O supply, includes JTAG	0.7 x V _{DDIO}			V
		V _{DDIOH} selected as I/O supply	0.7 x V _{DDIOH}			
Input High Voltage for RSTN	V	Legacy V _{DD18} I/O supply	0.7 x V _{RTC}			V
Input Fight voltage for KSTN	V _{IH}	V _{DDIO} or V _{DDIOH} selected as I/O supply	0.7 x V _{RTC}			V
Input Hysteresis (Schmitt)	V_{IHYS}			100		mV
		I _{OL} = 4mA (normal drive), legacy V _{DD18} I/O supply, includes JTAG		0.2	0.4	
	V _{OL}	I _{OL} = 24mA (high drive), legacy V _{DD18} I/O supply, includes JTAG		0.2	0.4	
Output Low Voltage for All Port Pins		I_{OL} = 4mA (normal drive), V_{DDIO} = V_{DDIOH} = 1.71V, V_{DDIO} selected as I/O supply, includes JTAG		0.2	0.4	V
		I _{OL} = 24mA (high drive), V _{DDIO} = V _{DDIOH} = 1.71V, V _{DDIO} selected as I/O supply		0.2	0.4	
		I_{OL} = 900 μ A, V_{DDIO} = 1.71V, V_{DDIOH} = 2.97V, V_{DDIOH} selected as I/O supply		0.2	0.45	
Combined I _{OL} , All GPIO	I _{OL_TOTAL}				48	mA
		I _{OH} = -2mA (normal drive), legacy V _{DD18} I/O supply, includes JTAG	V _{DD18} - 0.4			
		I _{OH} = -8mA (high drive), legacy V _{DD18} I/O supply, includes JTAG	V _{DD18} - 0.4			
Output High Voltage for All Port Pins	V	I_{OH} = -2mA (normal drive), V_{DDIO} = V_{DDIOH} = 1.7V, V_{DDIO} selected as I/O supply, includes JTAG	V _{DDIO} - 0.4			
	V _{OH}	I _{OH} = -8mA (high drive), V _{DDIO} = V _{DDIOH} = 1.7V, V _{DDIO} selected as I/O supply, includes JTAG	V _{DDIO} - 0.4			V
		I _{OH} = -300μA, V _{DDIOH} = 2.97V, V _{DDIOH} selected as I/O supply	V _{DDIO} - 0.4			
		I _{OH} = -2mA, V _{DDIO} = 1.71V, V _{DDIOH} = 2.97V, V _{DDIO} selected as I/O supply	V _{DDIO} - 0.45			

Electrical Characteristics (continued)

(Limits are tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Combined I _{OH} , All GPIO	I _{OH_TOTAL}				48	mA
Input/Output Pin Capacitance for All Port Pins	C _{IO}			3		pF
Input Leakage Current Low		V_{DD18} = 1.89V V_{IN} = 0V, internal pullup disabled, legacy V_{DD18} I/O supply	-100		+100	
Tiput Leakage GuiTett Low	I _{IL}	$V_{\rm DDIO}$ = 1.89V, $V_{\rm DDIOH}$ = 3.6V, $V_{\rm DDIOH}$ selected as I/O supply, $V_{\rm IN}$ = 0V, internal pullup disabled	-100		+100	- nA
		$V_{\rm DD18}$ = 1.89V, $V_{\rm IN}$ = 1.89V, internal pulldown disabled, legacy $V_{\rm DD18}$ I/O supply	-100		+100	
	lін	V_{DDIO} = 1.89V, V_{DDIOH} = 3.6V, V_{IN} = 3.6V, internal pulldown disabled, V_{DDIOH} selected as I/O supply	-100		+100	nA
nput Leakage Current High	1	V _{DD18} = 0V, V _{IN} < 1.89V, legacy V _{DD18} I/O supply	-1		+1	
	lOFF	V _{DDIO} = 0V, V _{DDIOH} = 0V, V _{DDIO} selected as I/O supply, V _{IN} < 1.89V	-1		+1	μA
		V_{DD18} = 1.71V, V_{IN} = 3.60V, legacy V_{DD18} I/O supply	-2		+2	
	I _{IH3V}	V _{DDIO} = V _{DDIOH} = 1.71V, V _{DDIO} selected as I/O supply, V _{IN} =3.6V	-2		+2	- μA
Input Pullup Resistor, SRSTN, TMS, TCK, TDI	R _{PU_VDDIO}	Pullup to V _{DDIO}		25		kΩ
Input Pullup Resistor RSTN	R _{PU_VRTC}	Pullup to V _{RTC}		25	,	kΩ
Input Pullup/Pulldown All	Б	Normal resistance mode		25		kΩ
GPIO	R _{PU_GPIO}	Highest resistance mode		1		МΩ
FLASH MEMORY						
Page Size				8		kB
Flash Erase Time	t _{M_ERASE}	Mass erase		30		ms
ac.i Eldoc Inilio	t _{P_ERASE}	Page erase		30		ms
Flash Programming Time Per Word	t _{PROG}			60		μs
Flash Endurance			10		,	kcycles
Data Retention	t _{RET}	T _A = +85°C	10			years

USB Electrical Characteristics

(Limits are tested at $T_A = +25^{\circ}$ C and $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Single-Ended Input High Voltage DP, DM	V _{IHD}		2.0			V
Single-Ended Input Low Voltage DP, DM	V _{ILD}				0.8	V
Output Low Voltage DP, DM	V _{OLD}	$R_L = 1.5k\Omega$ from DP to 3.6V			0.3	V
Output High Voltage DP, DM	V _{OHD}	R_L = 15kΩ from DP and DM to V_{SS}	2.8			V
Differential Input Sensitivity DP, DM	V _{DI}	DP to DM	0.2			V
Common-Mode Voltage Range	V _{CM}	Includes V _{DI} range	0.8		2.5	V
Single-Ended Receiver Threshold	V _{SE}		0.8		2.0	V
Single-Ended Receiver Hysteresis	V _{SEH}			200		mV
Differential Output Signal Cross-Point Voltage	V _{CRS}	C _L = 50pF, GBD	1.3		2.0	V
DP, DM Off-State Input Impedance	R _{LZ}		300			kΩ
Driver Output Impedance	R _{DRV}	Steady-state drive	28		44	Ω
DD Dully a Decister	В	Idle	0.9		1.575	1.0
DP Pullup Resistor	R _{PU}	Receiving	1.425		3.090	kΩ
USB TIMING						
DP, DM Rise Time (Transmit)	t _R	C _L = 50pF, GBD	4		20	ns
DP, DM Fall Time (Transmit) t _F		C _L = 50pF, GBD	4		20	ns
Rise/Fall Time Matching (Transmit)	t _R , t _F	C _L = 50pF, GBD	90		110	%

ADC Electrical Characteristics

(Limits are tested at $T_A = +25$ °C and $T_A = +85$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution				10		bits
ADC Clock Rate	fACLK		0.1		8	MHz
ADC Clock Period	t _{ACLK}			1/f _{ACLK}		μs
		AIN[3:0], ADC_CHSEL = 0-3, BUF_BYPASS = 1	V _{SSA}		V _{DDA}	
Input Voltage Dange	V	AIN[1:0], ADC_CHSEL = 4-5, BUF_BYPASS = 1	V _{SSA}		5.5V	V
input voltage Range		AIN[3:0], ADC_CHSEL = 0-3, BUF_BYPASS = 0	50mV		V _{DDA} - 50mV	V
		AIN[1:0], ADC_CHSEL = 4-5, BUF_BYPASS = 0	50mV		5.5V	

ADC Electrical Characteristics (continued)

(Limits are tested at $T_A = +25^{\circ}C$ and $T_A = +85^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Impedance	R _{AIN}	AIN[1:0], ADC_HSEL = 4–5, ADC active		45		kΩ
Input Dynamic Current, Switched		ADC active, ADC buffer bypassed		4.5		μA
Capacitance	I _{AIN}	ADC active, ADC buffer enabled		50		nA
Analan laurit Canasitana	0	Fixed capacitance to ground		1		pF
Analog Input Capacitance	C _{AIN}	Dynamically switched capacitance		250		nF
Integral Nonlinearity	INL				±2	LSb
Differential Nonlinearity	DNL				±1	LSb
Offset Error	Vos			±1		LSb
Gain Error	GE			±2		LSb
ADC Active Current	I _{ADC}	ADC active, reference buffer enabled, input buffer disabled		240		μA
Input Buffer Active Current	I _{INBUF}			53		μA
ADC Setup Time	t _{ADC_SU}	Any power-up of: ADC clock, ADC bias, reference buffer, or input buffer to CpuAdcStart			10	μs
	_	Any power-up of: ADC clock or ADC bias to CpuAdcStart			48	† _{ACLK}
ADC Output Latency	t _{ADC}			1025		t _{ACLK}
ADC Sample Rate	f _{ADC}				7.80	ksps
ADC Input Lockers		AIN0 or AIN1, ADC inactive or channel not selected		0.12	4	nA
ADC Input Leakage	ladc_leak	AIN2 or AIN3, ADC inactive or channel not selected		0.02	1.0	nA
AIN0/AIN1 Resistor Divider Error		ADC_CHSEL = 4 or 5, not including ADC offset/gain error		±2		LSb
Full-Scale Voltage	V _{FS}	ADC code = 0x3FF		1.20		V
Signal to Noise Ratio	SNR			58.5		dB
Signal to Noise and Distortion	SINAD			58.5		dB
Total Harmonic Distortion	THD			-68.5		dB
Spurious Free Dynamic Range	SFDR			74		dB
Bandgap Temperature Coefficient	V _{TEMPCO}	Box method		30		ppm/°C
Reference Input Capacitance	C _{REF_IN}	Dynamically switched capacitance, ADC_XREF=1, ADC active		250		fF
External Reference Voltage	V _{REF_EXT}	ADC_XREF = 1	1.17	1.23	1.29	V
Reference Dynamic Current	I _{REF_EXT}	ADC_XREF=1, ADC active		4.1		μA

Electrical Characteristics—SPI Master/SPIX Master

(Timing specifications are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Master Operating Frequency	f _{MCK}				48	MHz
Master SCLK Period	^t MCK			1/f _{MCK}		ns
SCLK Output Pulse-Width High	t _{MCH}		t _{MCK} /2			ns
SCLK Output Pulse-Width Low	t _{MCL}		(t _{MCK} /2) - 4			ns
MOSI Output Hold Time After SCLK Sample Edge	t _{MOH}		(t _{MCK} /2) - 4			ns
MOSI Output Valid to Sample Edge	t _{MOV}		(t _{MCK} /2) - 4			ns
MISO Input Valid to SCLK Sample Edge Setup	t _{MIS}		1			ns
MISO Input to SCLK Sample Edge	t _{MIH}				1	ns




Figure 1. SPI Master and SPI XIP Master Timing

Electrical Characteristics—SPI Slave

(Timing specifications are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Slave Operating	f	Standard SPI mode			48	MHz
Frequency, Write	[†] SCK_W	Fast SPI mode			48	IVITZ
Slave Operating	f	Standard SPI mode			22.7	MHz
Frequency	fsck_r	Fast SPI mode			45.5	IVITZ
SCLK Period	tsck			1/f _{SCK}		ns


Electrical Characteristics—I²C Bus


(Limits are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
I ² C BUS					
		Standard mode, V _{DDIO} selected as I/O supply	0.7 × V _{DDIO}		
lagant High Maltaga	V	Standard mode, V _{DDIOH} selected as I/O supply	0.7 × V _{DDIOH}		
Input High Voltage	V _{IH} _I2C	Fast mode, V _{DDIO} selected as I/O supply	0.7 × V _{DDIO}	V _{DDIO} + 0.5	V
		Fast mode, V _{DDIOH} selected as I/O supply	0.7 × V _{DDIOH}	V _{DDIOH} + 0.5	
		Standard mode, V _{DDIO} selected as I/O supply	-0.5	0.3 × V _{DDIO}	
Input Low Voltage	V	Standard mode, V _{DDIOH} selected as I/O supply	-0.5	0.3 × V _{DDIOH}	V
Input Low Voltage	V _{IL_I2C}	Fast mode, V _{DDIO} selected as I/O supply	-0.5	0.3 × V _{DDIO}	V
		Fast mode, V _{DDIOH} selected as I/O supply	-0.5	0.3 × V _{DDIOH}	
Input Hysteresis	V	Fast mode, V _{DDIO} selected as I/O supply	0.05 x V _{DDIO}		V
(Schmitt)	V _{IHYS_I2C}	Fast mode, V _{DDIOH} selected as I/O supply	0.05 x V _{DDIOH}		V
		Standard mode, I _{IL} = 3mA	0	0.4	
		Fast mode, I _{IL} = 3mA	0	0.4	
Output Logic-Low (Open Drain or Open Collector)	oen V _{OL_I2C}	Fast mode, I _{IL} = 2mA, V _{DDIO} selected as I/O supply	0	0.2 x V _{DDIO}	V
		Fast mode, I _{IL} = 2mA, V _{DDIOH} selected as I/O supply	0	0.2 x V _{DDIOH}	
12C TIMING					
CL Clask Francisco		Standard mode	0	100	ld le
SCL Clock Frequency	f _{SCL}	Fast mode	0	400	kHz


Typical Operating Characteristics

 $(V_{DD18} = 1.8V, V_{DD18} = 1.8V.)$










Pin Configuration (continued)



Pin Description

PI	N	NASAT	FUNCTION
TQFP	WLP	NAME	FUNCTION
POWER			
61	D8	V _{DDB}	USB Transceiver Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μ F capacitor as close as possible to this pin.
8	F1	V _{DD12}	1.2V Supply Voltage. This pin must be bypassed to $V_{\mbox{SS}}$ with a 1.0 $\mu\mbox{F}$ capacitor as close as possible to this pin.
59	C8	V _{RTC}	RTC Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μF capacitor as close as possible to this pin.
29	В3	V _{DDA}	Analog Supply Voltage. This pin must be bypassed to V_{SSA} with a 1.0 μF capacitor as close as possible to this pin.
91	J4	V _{DD18}	1.8V Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μF capacitor as close as possible to this pin.
2, 63	E9, H1	V _{DDIO}	I/O Supply Voltage. $1.8V \le V_{DDIO} \le 3.6V$. See EC table for V_{DDIO} specification. This pin must be bypassed to V_{SS} with a $1.0\mu F$ capacitor as close as possible to the package. This pin can be connected to V_{DD18} for legacy I/O support.
46	A8	V _{DDIOH}	I/O Supply Voltage, High. $1.8V \le V_{DDIOH} \le 3.6V$, always with $V_{DDIO} \le V_{DDIOH}$. See EC table for V_{DDIOH} specification. This pin must be bypassed to V_{SS} with a $1.0\mu F$ capacitor as close as possible to the package. This pin can be connected to V_{DD18} for legacy I/O support.
34	A3	V _{REF}	ADC Reference. This pin should be left unconnected if an external reference is not used.
3, 7, 42, 58, 60, 62, 90	B8, D9, G1, J5	V _{SS}	Digital Ground.
33	A2	V _{SSA}	Analog Ground. This pin must be connected to V _{SS} .
EP	_	EP	Exposed Pad (TQFP Only). This pad must be connected to V _{SS} . Refer to Application Note 3273: Exposed Pads: A Brief Introduction for additional information.
CLOCKS			
55	В9	32KIN	32kHz Crystal Oscillator Input/Output. Connect a 6pF 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, an external clock source can be driven on 32KIN if
56	С9	32KOUT	the 32KOUT pin is left unconnected. A 32kHz crystal or external clock source is required for proper USB operation.
USB			
64	E8	DP	USB D+ Signal. This bidirectional pin carries the positive differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.
65	F8	DM	USB D- Signal. This bidirectional pin carries the negative differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.
JTAG			
31	B4	TCK	JTAG Clock Serial Wire Debug Clock This pin has an internal $25k\Omega$ pullup to V_{DDIO} .

Pin Description (continued)

TGPP WLP	PIN						
36 B5 TMS	TQFP	WLP	NAME	FUNCTION			
RESET	36	B5	TMS	Serial Wire Debug I/O			
Page 12 Page 13 Page 14 Pag	38	B6	TDO	JTAG Test Data Output			
Hardware Reset, Active-Low Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins present (resetting all logic on all supplies except for real-time clock circuitry) and begins pin has an internal 25kΩ pullup to the V _{RTC} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device. Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resting most of the core logic on the V _{DD12} supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers. After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal 25kΩ pullup to the V _{RTC} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device. GENERAL-PURPOSE I/O AND SPECIAL FUNCTIONS 21	40	В7	TDI	JTAG Test Data Input.			
active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal 25kΩ pullup to the V _{RTC} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device. Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V _{DD12} supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers. After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal 25kΩ pullup to the V _{RTC} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device. GENERAL-PURPOSE I/O AND SPECIAL FUNCTIONS 21 C2 P0.0 20 C1 P0.1 19 D4 P0.2 18 D3 P0.3 17 D1 P0.4 16 D2 P0.5 15 E3 P0.6 14 E2 P0.7 12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6	RESET						
pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V _{DD12} supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers. After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal 25kΩ pullup to the V _{RTC} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device. GENERAL-PURPOSE I/O AND SPECIAL FUNCTIONS 21 C2 P0.0 20 C1 P0.1 19 D4 P0.2 18 D3 P0.3 General-Purpose I/O, Port 0. Most port pins have multiple special functions. See Table 1 for details. General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details. General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.	22	B2	RSTN	active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal $25k\Omega$ pullup to the V_{RTC} supply. This pin should be left			
21	23	B1	SRSTN	pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V_{DD12} supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers. After the device senses \overline{SRSTN} as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until \overline{SRSTN} is sensed inactive. This pin is internally connected with an internal $25k\Omega$ pullup to the V_{RTC} supply. This pin should be left			
20	GENERAL-	PURPOSE I/	O AND SPE	CIAL FUNCTIONS			
19 D4 P0.2 18 D3 P0.3 17 D1 P0.4 16 D2 P0.5 15 E3 P0.6 14 E2 P0.7 12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6	21	C2	P0.0				
18	20	C1	P0.1				
17 D1 P0.4 16 D2 P0.5 15 E3 P0.6 14 E2 P0.7 12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6	19	D4	P0.2				
17 D1 P0.4 16 D2 P0.5 15 E3 P0.6 14 E2 P0.7 12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6 details.	18	D3	P0.3	General-Purpose I/O. Port 0. Most port pins have multiple special functions. See Table 1 for			
15 E3 P0.6 14 E2 P0.7 12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.	17	D1	P0.4				
14 E2 P0.7 12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details. 5 E5 P1.5 4 G2 P1.6	16	D2	P0.5				
12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.	15	E3	P0.6				
11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.	14	E2	P0.7				
10 F3 P1.2 9 F2 P1.3 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details. 5 E5 P1.5 4 G2 P1.6	12	E1	P1.0				
9 F2 P1.3 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details. 5 E5 P1.5 4 G2 P1.6	11	E4	P1.1				
6 F4 P1.4 details. 5 E5 P1.5 4 G2 P1.6	10	F3	P1.2				
6 F4 P1.4 details. 5 E5 P1.5 4 G2 P1.6		F2	P1.3	General-Purpose I/O. Port 1. Most port pins have multiple special functions. See Table 1.			
4 G2 P1.6	6	F4	+				
	5	E5	P1.5				
	4	G2	P1.6				
	99	G3	P1.7				

Pin Description (continued)

PIN			FINANCE				
TQFP	WLP	NAME	FUNCTION				
97	J2	P2.0					
96	H2	P2.1	1				
95	НЗ	P2.2					
94	J3	P2.3	General-Purpose I/O, Port 2. Most port pins have multiple special functions. See Table 1 for details.				
93	G4	P2.4					
92	H4	P2.5					
89	G5	P2.6					
88	H5	P2.7					
86	F5	P3.0					
85	E6	P3.1					
84	H6	P3.2					
83	J6	P3.3	General-Purpose I/O, Port 3. Most port pins have multiple special functions. See Table 1 for				
82	G6	P3.4	details.				
81	F6	P3.5					
80	J7	P3.6					
79	F7	P3.7					
74	J8	P4.0					
73	H7	P4.1					
72	H9	P4.2					
71	H8	P4.3	General-Purpose I/O, Port 4. Most port pins have multiple special functions. See Table 1 for				
70	G7	P4.4	details.				
69	G9	P4.5					
68	G8	P4.6					
67	F9	P4.7					
49	D7	P5.0					
48	E7	P5.1					
47	C7	P5.2					
45	D6	P5.3	General-Purpose I/O, Port 5. Most port pins have multiple special functions. See Table 1 for				
44	C6	P5.4	details.				
30	C5	P5.5					
28	D5	P5.6					
27	C4	P5.7					
24	С3	P6.0	General-Purpose I/O, Port 6.0. Most port pins have multiple special functions. See Table 1 for details.				

Table 1. MAX32620/MAX32621 GPIO Special Function Cross Reference (continued)

GPIO		SPECIAL FUNCTIONS						
P2.2	UART1A_CTS	UART1B_RTS	PT_PT2	TIMER_TMR0	GPIO_INT(P2)			
P2.3	UART1A_RTS	UART1B_CTS	PT_PT3	TIMER_TMR1	GPIO_INT(P2)			
P2.4	SPIM2A_SCK		PT_PT4	TIMER_TMR2	GPIO_INT(P2)			
P2.5	SPIM2A_MOSI/ SDIO0		PT_PT5	TIMER_TMR3	GPIO_INT(P2)			
P2.6	SPIM2A_MISO/ SDIO1		PT_PT6	TIMER_TMR4	GPIO_INT(P2)			
P2.7	SPIM2A_SS0		PT_PT7	TIMER_TMR5	GPIO_INT(P2)			
P3.0	UART2A_RX	UART2B_TX	PT_PT8	TIMER_TMR0	GPIO_INT(P3)			
P3.1	UART2A_TX	UART2B_RX	PT_PT9	TIMER_TMR1	GPIO_INT(P3)			
P3.2	UART2A_CTS	UART2B_RTS	PT_PT10	TIMER_TMR2	GPIO_INT(P3)			
P3.3	UART2A_RTS	UART2B_CTS	PT_PT11	TIMER_TMR3	GPIO_INT(P3)			
P3.4	I2CM1/SB_SDA	SPIM2A_SS1	PT_PT12	TIMER_TMR4	GPIO_INT(P3)			
P3.5	I2CM1/SB_SCL	SPIM2A_SS2	PT_PT13	TIMER_TMR5	GPIO_INT(P3)			
P3.6	SPIM1_SS1	SPIX_SS1	PT_PT14	TIMER_TMR0	GPIO_INT(P3)			
P3.7	SPIM1_SS2	SPIX_SS2	PT_PT15	TIMER_TMR1	GPIO_INT(P3)			
P4.0	OWM_I/O	SPIM2A_SR0	PT_PT0	TIMER_TMR2	GPIO_INT(P4)			
P4.1	OWM_PUPEN	SPIM2A_SR1	PT_PT1	TIMER_TMR3	GPIO_INT(P4)			
P4.2	SPIM0_SDIO2		PT_PT2	TIMER_TMR4	GPIO_INT(P4)			
P4.3	SPIM0_SDIO3		PT_PT3	TIMER_TMR5	GPIO_INT(P4)			
P4.4	SPIM0_SS1		PT_PT4	TIMER_TMR0	GPIO_INT(P4)			
P4.5	SPIM0_SS2		PT_PT5	TIMER_TMR1	GPIO_INT(P4)			
P4.6	SPIM0_SS3		PT_PT6	TIMER_TMR2	GPIO_INT(P4)			
P4.7	SPIM0_SS4		PT_PT7	TIMER_TMR3	GPIO_INT(P4)			
P5.0	Reserved	SPIM2B_SCK	PT_PT8	TIMER_TMR4	GPIO_INT(P5)			
P5.1	Reserved	SPIM2B_ MOSI/SDIO0	PT_PT9	TIMER_TMR5	GPIO_INT(P5)			
P5.2	Reserved	SPIM2B_ MISO/SDIO1	PT_PT10	TIMER_TMR0	GPIO_INT(P5)			
P5.3	Reserved	SPIM2B_SS0	PT_PT11	TIMER_TMR1	GPIO_INT(P5)	UART3A_RX	UART3B_TX	
P5.4	Reserved	SPIM2B_ SDIO2	PT_PT12	TIMER_TMR2	GPIO_INT(P5)	UART3A_TX	UART3B_RX	
P5.5	Reserved	SPIM2B_ SDIO3	PT_PT13	TIMER_TMR3	GPIO_INT(P5)	UART3A_CTS	UART3B_RTS	
P5.6	Reserved	SPIM2B_SR	PT_PT14	TIMER_TMR4	GPIO_INT(P5)	UART3A_RTS	UART3B_CTS	
P5.7	I2CM2/SC_SDA	SPIM2B_SS1	PT_PT15	TIMER_TMR5	GPIO_INT(P5)			
P6.0	I2CM2/SC_SCL	SPIM2B_SS2	PT_PT0	TIMER_TMR0	GPIO_INT(P5)			

High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

MAX32620/MAX32621 Detailed Description

The MAX32620/MAX32621 is a low-power, mixed signal microcontroller that includes the ARM Cortex-M4 with FPU core with a maximum operating frequency of 96MHz. An internal 4MHz oscillator supports minimal power consumption for applications requiring always-on monitoring. The MAX32621 is a secure version, incorporating a trust protection unit (TPU) with encryption and advanced security features.

Application code executes from an onboard 2MB/1MB program flash memory, with 256KB SRAM available for general application use. An 8KB instruction cache improves execution throughput, and a transparent code scrambling scheme protects customer intellectual property residing in the program flash memory. Additionally, a SPI execute in place (SPIX) external memory interface allows application code and data (up to 16MB) to be accessed from an external SPI memory device.

A 10-bit sigma-delta ADC is provided with a multiplexer front end for four external input channels (two of which are 5.5V tolerant) and internal channels to monitor supply voltages. Built-in limit monitors allow converted input samples to be compared against user-configurable high and low limits, with an option to trigger an interrupt and wake the CPU from a low power mode if attention is required.

A wide variety of communications and interface peripherals are provided, including a USB 2.0-compliant slave interface, three master SPI interfaces, four UART interfaces with multidrop support, three master I²C interfaces, and a slave I²C interface.

ARM Cortex-M4 with FPU Core

The ARM Cortex-M4 with FPU core is ideal for the emerging category of wearable medical and wellness applications. The architecture combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

- Floating Point Unit (FPU)
- Memory Protection Unit
- Full debug support level
 - · Debug Access Port (DAP)
 - Breakpoints
 - DWT
 - · Flash patch
 - · Halting debug

- Debug access port : JTAG or serial wire
- NVIC support
 - 52 interrupts to be grouped by firmware into 8 levels of priority
- DSP supports Single Instruction Multiple Data (SIMD) Path DSP extensions, providing:
 - · 4 parallel 8 bit add/sub
 - · 2 parallel 16 bit add/sub
 - 2 parallel MACs
 - · 32 or 64 bit accumulate
 - · Signed, unsigned, data with or without saturation

Power Operating Modes

Low Power Mode 0 (LP0)

This mode places the core and peripheral logic in a static, low-power state. All features of the device are disabled except:

- Power sequencer
- RTC (if enabled)
- Key data retention registers
- Power-on reset
- Voltage supply monitoring

Data retention in this mode can be maintained using only the V_{RTC} supply, with all other voltage supplies disabled.

Low Power Mode 1 (LP1)

This mode places the core logic in a static, low-power state which supports a fast wakeup feature. Data retention in this mode can be maintained using only the V_{RTC} supply, with all other voltage supplies disabled.

Low Power Mode 2 (LP2)

This configuration allows the ADC and some peripherals to operate while the ARM core is in sleep mode. The peripheral management unit provides intelligent, dynamic clocking of any enabled peripherals, ensuring the lowest power consumption possible.

Low Power Mode 3 (LP3)

During this state, the CPU is executing application code and all digital and analog peripherals are fully powered and awake. Dynamic clocking disables peripherals not in use, providing the optimal mix of high-performance and low power consumption.

High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

General Purpose I/O and Special Function Pins

General-purpose I/O (GPIO) pins are controlled directly by firmware or one or more peripheral modules connected to that pin. GPIO are logically divided into 8-pin ports. Each 8-bit port provides a dedicated interrupt.

The alternate functions for each pin are shown in Table 1.

The following features are independently configurable for each GPIO pin:

- GPIO or special function mode operation
- V_{DDIO} or V_{DDIOH} supply voltage
- V_{DDI18} GPIO supply voltage supported for legacy operation
- Normal and fast output drive strength
- · Open-drain output or high-impedance input
- Configurable strong or weak internal pullup/pulldown resistors
- Simple output-only functions
 - Output from pulse trains (0 through 15)
 - · Output from timers running in 32-bit mode

Some peripherals have optional pin assignments, allowing for greater flexibility during PCB layout. These optional pin assignments are identified with the letter B, C, or D after the peripheral name. On the MAX32620/MAX32621, the UART0_RX signal is mapped to the P0.0 pin. If the B configuration is chosen, the UART0_RX signal is mapped to the P0.1 pin.

CRC Module

The CRC hardware module provides fast calculations and data integrity checks by application software. The CRC module supports both the CRC-16-CCITT and CRC-32 $(X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X^{1} + 1)$ polynomials.

Watchdog Timers

Two independent watchdog timers (WDT0 and WDT1) with window support are provided. The WDT has multiple clock source options to ensure system security. It uses a 32-bit timer with prescaler to generate the watchdog reset. When enabled, the WDT must be reset prior to timeout or within a window of time if window mode is enabled. Failure to reset the WDT during the programmed timing window results in a watchdog timeout. WDT resets can cause firmware or power-on resets. The WDT0 or WDT1 flags are set on reset if a watchdog expiration

caused the system reset. The clock source options for the WDT include:

- Scaled-system clock
- RTC clock
- Power management clock

A third watchdog timer (WDT2) is provided for recovery from runaway code or system unresponsiveness. When enabled, this watchdog must be reset prior to timeout, resulting in a watchdog timeout. The WDT2 flag is set on reset if a watchdog expiration caused the system reset.

WDT2 is unique in that is in the always-on domain, and continues to run even in LP1 or LP0. The timeout period for WDT2 can be programmed as long as 8 seconds. The granularity of the timeout period is intended only for system recovery.

Programmable Timers

Six 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals. Each timer can be split into 2 16-bit timers, enabling 12 standard 16-bit timers.

32-bit timer features:

- 32-bit up/down auto-reload
- Programmable 16-bit prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External input pin for timer input, clock gating or capture, limited to an input frequency of ¼ of the peripheral clock frequency
- Timer output pin
- Configurable as 2x 16-bit general purpose timers
- Timer interrupt

Serial Peripherals

USB Controller

The integrated USB controller is compliant with the full-speed (12Mb/s) USB 2.0 specification. The integrated USB physical interface (PHY) reduces board space and system cost. An integrated voltage regulator allows for smart switching between the main supply and V_{DDB} when connected to a USB host controller.

The USB controller supports DMA for the endpoint buffers. A total of 7 endpoint buffers are supported with configurable selection of IN or OUT in addition to endpoint 0.

High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

1-Wire Master

Maxim's DeepCover® 1-Wire security solutions provide a cost-effective solution to authenticate medical sensors and peripherals, preventing counterfeit products. The integrated 1-Wire master communicates with slave devices via the bidirectional, multidrop 1-Wire bus. All of the devices on the 1-Wire bus share one signal which carries data communication and also supplies power to the slave devices. The single contact serial interface is ideal for communication networks requiring minimal interconnect. Features of the 1-Wire bus include:

- Single contact for control and operation
- Unique factory identifier for any 1-Wire device
- Power is distributed to all slave device (parasitic power)
- Multiple device capability on a single line
- Supports 1-Wire standard (15.6kbps) and overdrive (110 kbps) speeds

The incorporation of the 1-Wire master enables the creation of 1-Wire enhanced of consumable and reusable accessories. The following benefits can be added to products by the addition of only one contact:

- OEM authenticity is verifiable with SHA-256 and ECDSA
- External tracking is eliminated because calibration data can be securely stored within accessory
- Reuse of single-use accessories can be prevented
- Counterfeit products can be identified and use denied using the unique, factory identifier
- Environmental temperature and humidity sensing

Trust Protection Unit (TPU) (MAX32621 Only)

The TPU enhances cryptographic data security for valuable intellectual property (IP) and data. A high-speed, dedicated, hardware-based math accelerator (MAA) performs mathematical computations that support strong cryptographic algorithms including:

- AES-128
- AES-192
- AES-256
- 1024-bit DSA
- 2048-bit (CRT)

The device provides a pseudo-random number generator which can be used to create cryptographic keys for any application. A user-selectable entropy source further increases the randomness and key strength.

The secure bootloader protects against unauthorized access to program memory.

DeepCover is a registered trademark of Maixm Integrated Products, Inc.

Peripheral Management Unit (PMU)

The PMU is a DMA-based link list processing engine that performs operations and data transfers involving memory and/or peripherals in the advanced peripheral bus (APB) and advanced high-performance bus (AHB) peripheral memory space while the main CPU is in a sleep state. This allows low-overhead peripheral operations to be performed without the CPU, significantly reducing overall power consumption. Using the PMU with the CPU in a sleep state provides a lower-noise environment critical for obtaining optimum ADC performance.

Key features of the PMU engine include:

- Six independent channels with round-robin scheduling allows for multiple parallel operations
- Programmed using SRAM-based PMU opcodes
- PMU action can be initiated from interrupt conditions from peripherals without CPU
- Integrated AHB bus master
- Coprocessor-like state machine

Additional Documentation

Engineers must have the following documents to fully use this device:

- This data sheet, containing pin descriptions, feature overviews, and electrical specifications
- The device-appropriate user guide, containing detailed information and programming guidelines for core features and peripherals
- Errata sheets for specific revisions noting deviations from published specifications.

For information regarding these documents, visit Technical Support at support.maximintegrated.com/micro.

Development and Technical Support

Contact technical support for information about highly versatile, affordable development tools, available from Maxim Integrated and third-party vendors.

- Evaluation kits
- Software development kit
- Compilers
- Integrated development environments (IDEs)
- USB interface modules for programming and debugging

For technical support, go to <u>support.maximintegrated.</u> <u>com/micro</u>.

Ordering Information

PART	FLASH (MB)	SRAM (KB)	TRUST PROTECTION UNIT	PIN-PACKAGE
MAX32620ICQ+	2	256	No	100 TQFP
MAX32620IWG+	2	256	No	81 WLP
MAX32620IWG+T	2	256	No	81 WLP
MAX32620IWGL+*	1	256	No	81 WLP
MAX32620IWGL+T*	1	256	No	81 WLP
MAX32621ICQ+	2	256	Yes	100 TQFP
MAX32621IWG+	2	256	Yes	81 WLP
MAX32621IWG+T	2	256	Yes	81 WLP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
81 WLP	W813D3+1	21-0776	Refer to Application Note 1891
100 TQFP-EP	C100E+3	21-0116	90-0154

T = Tape and reel.

High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/15	Initial release	_
1	1/17	Added 4MHz clock option to EC table, added new GPIO V_{DDIO}/V_{DDIOH} option while supporting legacy V_{DD18} I/O supply to EC table, pin configuration, and pin description, absolute maximum rating for V_{RTC} changed from 3.6V to 1.89V, $V_{AIN(MIN)}$ typo corrected from V_{SS} to V_{SSA} , \overline{RSTN} pin supply corrected from V_{DD18} to V_{RTC} , added I ² C and SPI timings, updated feature descriptions to conform to MAX32625/MAX32626 style, corrected Table 1 title, corrected part number in detailed description, added text in General Description describing differences between "C" and "A" revisions of the device, corrected RTC frequency to 32.768kHz, changed instances of WTD to WDT, corrected instances of T_A = +20°C to T_A = +25°C, changed page 1 typical values from current to power, updated I_{DDXX} typical values, removed redundant feature list on page 26, removed references to SPI bridge from I/O Matrix as the feature was never implemented, recommended V_{DD12} bypass capacitor changed from 100nF to 1.0 μ F, corrected ARM Cortex trademark usage in text and figures, IIH3V min/max from ±1 to ±2, $V_{RST(MIN)}$ from 1.62V to 1.61V, f_{INTCLK} min/max from 94.08/97.92 to 94/98MHz, corrected $f_{RCCLK(MIN)}$ from 3.9 to 0.001MHz to clarify effect of clock divider option, but no change to device, moved 1-Wire Master I/O to Table 1, added MAX32620IWGL+ and MAX32620IWGL+T part numbers	1–8, 10–16, 18–26

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.