

Welcome to **E-XFL.COM** 


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | ARM® Cortex®-M4F   |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 96MHz  |
| Connectivity               | 1-Wire, I <sup>2</sup> C, SPI, UART/USART, USB                     |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                              |
| Number of I/O              | 49   |
| Program Memory Size        | 2MB (2M x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 256K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.14V ~ 3.6V   |
| Data Converters            | A/D 4x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 81-WFBGA, WLBGA  |
| Supplier Device Package    | 81-WLP (3.95x4.11)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/analog-devices/max32620uiwg-t |

### MAX32620/MAX32621 Block Diagram



# High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

#### **Absolute Maximum Ratings**

| (All voltages with respect to VSS, unless o       | therwise noted.) | V <sub>DDIOH</sub>   | 0.3V to +3.6V  |
|---|------------------|--|----------------|
| V <sub>DD18</sub>                                 |                  | Total current V <sub>DD18</sub> , V <sub>DDIO</sub> (sink) |                |
| V <sub>DD12</sub>                                 | 0.3V to +1.26V   | Total current V <sub>SS</sub>                              | 100mA          |
| V <sub>DDA</sub> with respect to V <sub>SSA</sub> |                  | Output current (sink) by Any I/O pin                       | 25mA           |
| V <sub>RTC</sub>                                  |                  | Output current (source) by Any I/O pin                     | 25mA           |
| V <sub>DDB</sub>                                  | 0.3V to +3.6V    | Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )      |                |
| V <sub>RFF</sub>                                  |                  | TQFP (multilayer board)                                    |                |
| 32KIN, 32KOUT                                     | 0.3V to +3.6V    | (derate 45.5mW/°C above +70°C)                             | 3636.4mW       |
| RSTN, SRSTN, GPIO, DP, DM, JTAG                   | 0.3V to +3.6V    | Operating Temperature Range                                | 30°C to +85°C  |
| AIN[1:0]  | 0.3V to +5.5V    | Storage Temperature Range                                  | 65°C to +150°C |
| AIN[3:2]  | 0.3V to +3.6V    | Soldering Temperature (reflow)                             | +260°C         |
| VDDIO   | -0.3V to +3.6V   |  |                |

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

### **Package Thermal Characteristics (Note 1)**

| TQFP  | WLP   |
|---|---|
| Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )22°C/W | Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )36°C/W |
| Junction-to-Case Thermal Resistance (θ ις) 2°C/W                |   |

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

(Limits are tested at  $T_A = +25^{\circ}$ C and  $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                                      | SYMBOL                 | CONDITIONS   | MIN  | TYP  | MAX  | UNITS      |
|--|------------------------|--|------|------|------|------------|
|  | V <sub>DD18</sub>      |  | 1.71 | 1.8  | 1.89 |            |
|  | V <sub>DD12</sub>      |  | 1.14 | 1.2  | 1.26 |            |
|  | $V_{DDA}$              |  | 1.71 | 1.8  | 1.89 |            |
| Supply Voltage                                 | V <sub>RTC</sub>       |  | 1.71 | 1.8  | 1.89 | V          |
|  | V <sub>DDB</sub>       |  | 3.04 | 3.3  | 3.60 |            |
|  | V <sub>DDIO</sub>      |  | 1.71 | 1.8  | 3.60 |            |
|  | V <sub>DDIOH</sub>     | V <sub>DDIOH</sub> must be ≥ V <sub>DDIO</sub>   | 1.71 | 1.8  | 3.60 |            |
| Power-Fail Reset Voltage                       | V <sub>RST</sub>       | Monitors V <sub>DD18</sub>   | 1.1  |      | 1.70 | V          |
| Power On Reset Voltage                         | V <sub>POR</sub>       | Monitors V <sub>DD18</sub>   |      | 1.5  |      | V          |
| RAM Data Retention Voltage                     | V <sub>DRV</sub>       | V <sub>DD12</sub> supply, retention in LP1   |      | 0.93 |      | V          |
| V <sub>DD12</sub> Dynamic Current,<br>LP3 Mode | I <sub>DD12_DLP3</sub> | Measured on the V <sub>DD12</sub> pin and executing code from cache memory, all inputs are tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs do not source/sink any current, PMU disabled |      | 102  |      | μΑ/<br>MHz |

### **Electrical Characteristics (continued)**

(Limits are tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                                      | SYMBOL                 | CONDITIONS  | MIN | TYP  | MAX | UNITS      |
|--|------------------------|---|-----|------|-----|------------|
| V <sub>DD12</sub> Current,                     | lanus une              | 96MHz oscillator selected as system clock, measured on the $V_{DD12}$ pin and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DDIO}$ , outputs do not source/sink any current                    |     | 96   |     |            |
| LP3 Mode                                       | IDD12_LP3              | 4MHz oscillator selected as system clock measured on the V <sub>DD12</sub> pin and executing code from cache memory, all inputs are tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs do not source/sink any current |     | 49   |     | _ μΑ       |
| V <sub>DD18</sub> Current,                     | lpp.co.upo             | 96MHz oscillator selected as system clock, measured on the $V_{DD18}$ pin and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DDIO}$ , outputs do not source/sink any current                    |     | 366  |     | - μΑ       |
| LP3 Mode                                       | I <sub>DD18_LP3</sub>  | 4MHz oscillator selected as system clock, measured on the VDD18 pin and executing code from cache memory, all inputs are tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs do not source/sink any current.           |     | 33   |     | μΑ         |
| V <sub>RTC</sub> Current,                      | Into Los               | RTC disabled  |     | 1.15 |     | μA         |
| LP3 Mode                                       | I <sub>RTC_LP3</sub>   | RTC enabled   |     | 1.55 |     | μA         |
| V <sub>DD12</sub> Dynamic Current,<br>LP2 Mode | I <sub>DD12_DLP2</sub> | Measured on the V <sub>DD12</sub> pin, ARM in sleep mode, PMU with two channels active  |     | 23   |     | μΑ/<br>MHz |
| V <sub>DD12</sub> Current,                     |                        | 96MHz oscillator selected as system clock, measured on the V <sub>DD12</sub> pin, ARM in sleep mode, system clock stopped   |     | 96   |     |            |
| LP2 Mode                                       | I <sub>DD12_LP2</sub>  | 4MHz oscillator selected as system clock, measured on the V <sub>DD12</sub> pin, ARM in sleep mode, system clock stopped  |     | 49   |     | - μΑ       |
| V <sub>DD18</sub> Current,<br>LP2 Mode         | o Current              | 96MHz oscillator selected as system clock, ARM in sleep mode, PMU with two channels active, all inputs are tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs do not source/sink any current                          |     | 366  |     |            |
|  | I <sub>DD18_LP2</sub>  | 4MHz oscillator selected as system clock, ARM in sleep mode, PMU with two channels active, all inputs are tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs do not source/sink any current                           |     | 33   |     | - μΑ       |
| V <sub>RTC</sub> Current,                      | Into the               | RTC disabled  |     | 1.15 |     | μA         |
| LP2 Mode                                       | I <sub>RTC_LP2</sub>   | RTC enabled   |     | 1.55 |     | μA         |

### **Electrical Characteristics (continued)**

(Limits are tested at  $T_A = +25^{\circ}C$  and  $T_A = +85^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                                       | SYMBOL                | CONDITIONS  | MIN                         | TYP | MAX  | UNITS |  |
|---|-----------------------|---|-----------------------------|-----|------|-------|--|
|   |                       | Legacy V <sub>DD18</sub> I/O supply, includes JTAG  | 0.7 x<br>V <sub>DD18</sub>  |     |      |       |  |
| Input High Voltage for SRSTN, and All Port Pins | $V_{IH}$              | V <sub>DDIO</sub> selected as I/O supply, includes JTAG   | 0.7 x<br>V <sub>DDIO</sub>  |     |      | V     |  |
|   |                       | V <sub>DDIOH</sub> selected as I/O supply   | 0.7 x<br>V <sub>DDIOH</sub> |     |      |       |  |
| Input High Voltage for RSTN                     | V                     | Legacy V <sub>DD18</sub> I/O supply   | 0.7 x<br>V <sub>RTC</sub>   |     |      | V     |  |
| Input Fight voltage for KSTN                    | V <sub>IH</sub>       | V <sub>DDIO</sub> or V <sub>DDIOH</sub> selected as I/O supply  | 0.7 x<br>V <sub>RTC</sub>   |     |      | V     |  |
| Input Hysteresis (Schmitt)                      | $V_{IHYS}$            |   |                             | 100 |      | mV    |  |
|   |                       | I <sub>OL</sub> = 4mA (normal drive), legacy V <sub>DD18</sub> I/O supply, includes JTAG  |                             | 0.2 | 0.4  |       |  |
|   |                       | I <sub>OL</sub> = 24mA (high drive), legacy V <sub>DD18</sub> I/O supply, includes JTAG   |                             | 0.2 | 0.4  |       |  |
| Output Low Voltage for All Port Pins            | V <sub>OL</sub>       | $I_{OL}$ = 4mA (normal drive), $V_{DDIO}$ = $V_{DDIOH}$ = 1.71V, $V_{DDIO}$ selected as I/O supply, includes JTAG                           |                             | 0.2 | 0.4  | V     |  |
|   |                       | I <sub>OL</sub> = 24mA (high drive), V <sub>DDIO</sub> = V <sub>DDIOH</sub> = 1.71V, V <sub>DDIO</sub> selected as I/O supply               |                             | 0.2 | 0.4  |       |  |
|   |                       | $I_{OL}$ = 900 $\mu$ A, $V_{DDIO}$ = 1.71V, $V_{DDIOH}$ = 2.97V, $V_{DDIOH}$ selected as I/O supply   |                             | 0.2 | 0.45 |       |  |
| Combined I <sub>OL</sub> , All GPIO             | I <sub>OL_TOTAL</sub> |   |                             |     | 48   | mA    |  |
|   |                       | I <sub>OH</sub> = -2mA (normal drive), legacy V <sub>DD18</sub> I/O supply, includes JTAG   | V <sub>DD18</sub><br>- 0.4  |     |      |       |  |
|   |                       | I <sub>OH</sub> = -8mA (high drive), legacy V <sub>DD18</sub> I/O supply, includes JTAG   | V <sub>DD18</sub><br>- 0.4  |     |      |       |  |
| Output High Voltage for All<br>Port Pins        | V                     | $I_{OH}$ = -2mA (normal drive), $V_{DDIO}$ = $V_{DDIOH}$ = 1.7V, $V_{DDIO}$ selected as I/O supply, includes JTAG                           | V <sub>DDIO</sub><br>- 0.4  |     |      | - v   |  |
|   | V <sub>OH</sub>       | I <sub>OH</sub> = -8mA (high drive), V <sub>DDIO</sub> = V <sub>DDIOH</sub> = 1.7V, V <sub>DDIO</sub> selected as I/O supply, includes JTAG | V <sub>DDIO</sub><br>- 0.4  |     |      |       |  |
|   |                       | I <sub>OH</sub> = -300μA, V <sub>DDIOH</sub> = 2.97V, V <sub>DDIOH</sub> selected as I/O supply   | V <sub>DDIO</sub><br>- 0.4  |     |      | -     |  |
|   |                       | I <sub>OH</sub> = -2mA, V <sub>DDIO</sub> = 1.71V, V <sub>DDIOH</sub> = 2.97V, V <sub>DDIO</sub> selected as I/O supply                     | V <sub>DDIO</sub><br>- 0.45 |     |      |       |  |

### **Electrical Characteristics (continued)**

(Limits are tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                                      | SYMBOL                | CONDITIONS  | MIN  | TYP | MAX  | UNITS   |
|--|-----------------------|---|------|-----|------|---------|
| Combined I <sub>OH</sub> , All GPIO            | I <sub>OH_TOTAL</sub> |   |      |     | 48   | mA      |
| Input/Output Pin Capacitance for All Port Pins | C <sub>IO</sub>       |   |      | 3   |      | pF      |
| Janut Longo Current Loui                       |                       | $V_{DD18}$ = 1.89V $V_{IN}$ = 0V,<br>internal pullup disabled, legacy $V_{DD18}$ I/O supply   | -100 |     | +100 |         |
| Input Leakage Current Low                      | I <sub>IL</sub>       | $V_{\rm DDIO}$ = 1.89V, $V_{\rm DDIOH}$ = 3.6V, $V_{\rm DDIOH}$ selected as I/O supply, $V_{\rm IN}$ = 0V, internal pullup disabled | -100 |     | +100 | - nA    |
|  |                       | $V_{\rm DD18}$ = 1.89V, $V_{\rm IN}$ = 1.89V, internal pulldown disabled, legacy $V_{\rm DD18}$ I/O supply                          | -100 |     | +100 |         |
|  | lін                   | $V_{DDIO}$ = 1.89V, $V_{DDIOH}$ = 3.6V, $V_{IN}$ = 3.6V, internal pulldown disabled, $V_{DDIOH}$ selected as I/O supply             | -100 |     | +100 | nA      |
| Input Leakage Current High                     | I <sub>OFF</sub>      | V <sub>DD18</sub> = 0V, V <sub>IN</sub> < 1.89V, legacy V <sub>DD18</sub> I/O supply  | -1   |     | +1   | - μΑ    |
|  |                       | V <sub>DDIO</sub> = 0V, V <sub>DDIOH</sub> = 0V, V <sub>DDIO</sub> selected as I/O supply, V <sub>IN</sub> < 1.89V                  | -1   |     | +1   |         |
|  |                       | $V_{DD18}$ = 1.71V, $V_{IN}$ = 3.60V, legacy $V_{DD18}$ I/O supply  | -2   |     | +2   |         |
|  |                       | V <sub>DDIO</sub> = V <sub>DDIOH</sub> = 1.71V, V <sub>DDIO</sub> selected as I/O supply, V <sub>IN</sub> =3.6V                     | -2   |     | +2   | - μA    |
| Input Pullup Resistor, SRSTN, TMS, TCK, TDI    | R <sub>PU_VDDIO</sub> | Pullup to V <sub>DDIO</sub>   |      | 25  |      | kΩ      |
| Input Pullup Resistor RSTN                     | R <sub>PU_VRTC</sub>  | Pullup to V <sub>RTC</sub>  |      | 25  | ,    | kΩ      |
| Input Pullup/Pulldown All                      | Б                     | Normal resistance mode  |      | 25  |      | kΩ      |
| GPIO   | R <sub>PU_GPIO</sub>  | Highest resistance mode   |      | 1   |      | МΩ      |
| FLASH MEMORY                                   |                       |   |      |     |      |         |
| Page Size                                      |                       |   |      | 8   |      | kB      |
| Flash Erase Time                               | t <sub>M_ERASE</sub>  | Mass erase  |      | 30  |      | ms      |
| ac.i Eldoc Inilio                              | t <sub>P_ERASE</sub>  | Page erase  |      | 30  |      | ms      |
| Flash Programming Time Per<br>Word             | t <sub>PROG</sub>     |   |      | 60  |      | μs      |
| Flash Endurance                                |                       |   | 10   |     | ,    | kcycles |
| Data Retention                                 | t <sub>RET</sub>      | T <sub>A</sub> = +85°C  | 10   |     |      | years   |

## **ADC Electrical Characteristics (continued)**

(Limits are tested at  $T_A = +25^{\circ}C$  and  $T_A = +85^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                        | SYMBOL               | CONDITIONS   | MIN  | TYP   | MAX  | UNITS             |
|----------------------------------|----------------------|--|------|-------|------|-------------------|
| Input Impedance                  | R <sub>AIN</sub>     | AIN[1:0], ADC_HSEL = 4–5, ADC active   |      | 45    |      | kΩ                |
| Input Dynamic Current, Switched  |                      | ADC active, ADC buffer bypassed  |      | 4.5   |      | μA                |
| Capacitance                      | I <sub>AIN</sub>     | ADC active, ADC buffer enabled   |      | 50    |      | nA                |
| Analan laurit Canasitana         | 0                    | Fixed capacitance to ground  |      | 1     |      | pF                |
| Analog Input Capacitance         | C <sub>AIN</sub>     | Dynamically switched capacitance   |      | 250   |      | nF                |
| Integral Nonlinearity            | INL                  |  |      |       | ±2   | LSb               |
| Differential Nonlinearity        | DNL                  |  |      |       | ±1   | LSb               |
| Offset Error                     | Vos                  |  |      | ±1    |      | LSb               |
| Gain Error                       | GE                   |  |      | ±2    |      | LSb               |
| ADC Active Current               | I <sub>ADC</sub>     | ADC active, reference buffer enabled, input buffer disabled                            |      | 240   |      | μA                |
| Input Buffer Active Current      | I <sub>INBUF</sub>   |  |      | 53    |      | μA                |
| ADC Setup Time                   | t <sub>ADC_SU</sub>  | Any power-up of: ADC clock, ADC bias, reference buffer, or input buffer to CpuAdcStart |      |       | 10   | μs                |
|                                  | _                    | Any power-up of: ADC clock or ADC bias to CpuAdcStart                                  |      |       | 48   | t <sub>ACLK</sub> |
| ADC Output Latency               | t <sub>ADC</sub>     |  |      | 1025  |      | t <sub>ACLK</sub> |
| ADC Sample Rate                  | f <sub>ADC</sub>     |  |      |       | 7.80 | ksps              |
| ADC Input Lockers                |                      | AIN0 or AIN1, ADC inactive or channel not selected                                     |      | 0.12  | 4    | nA                |
| ADC Input Leakage                | ladc_leak            | AIN2 or AIN3, ADC inactive or channel not selected                                     |      | 0.02  | 1.0  | nA                |
| AIN0/AIN1 Resistor Divider Error |                      | ADC_CHSEL = 4 or 5, not including ADC offset/gain error                                |      | ±2    |      | LSb               |
| Full-Scale Voltage               | V <sub>FS</sub>      | ADC code = 0x3FF   |      | 1.20  |      | V                 |
| Signal to Noise Ratio            | SNR                  |  |      | 58.5  |      | dB                |
| Signal to Noise and Distortion   | SINAD                |  |      | 58.5  |      | dB                |
| Total Harmonic Distortion        | THD                  |  |      | -68.5 |      | dB                |
| Spurious Free Dynamic Range      | SFDR                 |  |      | 74    |      | dB                |
| Bandgap Temperature Coefficient  | V <sub>TEMPCO</sub>  | Box method   |      | 30    |      | ppm/°C            |
| Reference Input Capacitance      | C <sub>REF_IN</sub>  | Dynamically switched capacitance, ADC_XREF=1, ADC active                               |      | 250   |      | fF                |
| External Reference Voltage       | V <sub>REF_EXT</sub> | ADC_XREF = 1   | 1.17 | 1.23  | 1.29 | V                 |
| Reference Dynamic Current        | I <sub>REF_EXT</sub> | ADC_XREF=1, ADC active   |      | 4.1   |      | μA                |

### **Electrical Characteristics—SPI Master/SPIX Master**

(Timing specifications are guaranteed by design and are not production tested.)

| PARAMETER                                       | SYMBOL           | CONDITIONS | MIN                       | TYP                | MAX | UNITS |
|---|------------------|------------|---------------------------|--------------------|-----|-------|
| Master Operating<br>Frequency                   | f <sub>MCK</sub> |            |                           |                    | 48  | MHz   |
| Master SCLK Period                              | <sup>t</sup> MCK |            |                           | 1/f <sub>MCK</sub> |     | ns    |
| SCLK Output Pulse-Width<br>High                 | t <sub>MCH</sub> |            | t <sub>MCK</sub> /2       |                    |     | ns    |
| SCLK Output Pulse-Width Low                     | t <sub>MCL</sub> |            | (t <sub>MCK</sub> /2) - 4 |                    |     | ns    |
| MOSI Output Hold Time<br>After SCLK Sample Edge | t <sub>MOH</sub> |            | (t <sub>MCK</sub> /2) - 4 |                    |     | ns    |
| MOSI Output Valid to Sample Edge                | t <sub>MOV</sub> |            | (t <sub>MCK</sub> /2) - 4 |                    |     | ns    |
| MISO Input Valid to SCLK<br>Sample Edge Setup   | t <sub>MIS</sub> |            | 1                         |                    |     | ns    |
| MISO Input to SCLK<br>Sample Edge               | t <sub>MIH</sub> |            |                           |                    | 1   | ns    |




Figure 1. SPI Master and SPI XIP Master Timing

#### **Electrical Characteristics—SPI Slave**

(Timing specifications are guaranteed by design and are not production tested.)

| PARAMETER        | SYMBOL             | CONDITIONS        | MIN | TYP                | MAX  | UNITS |
|------------------|--------------------|-------------------|-----|--------------------|------|-------|
| Slave Operating  | f                  | Standard SPI mode |     |                    | 48   | MHz   |
| Frequency, Write | <sup>†</sup> SCK_W | Fast SPI mode     |     |                    | 48   | IVITZ |
| Slave Operating  | f                  | Standard SPI mode |     |                    | 22.7 | MHz   |
| Frequency        | fsck_r             | Fast SPI mode     |     |                    | 45.5 | IVITZ |
| SCLK Period      | tsck               |                   |     | 1/f <sub>SCK</sub> |      | ns    |


## Electrical Characteristics—I<sup>2</sup>C Bus


(Limits are 100% tested at  $T_A = +25^{\circ}$ C and  $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)


| PARAMETER   | SYMBOL                        | CONDITIONS  | MIN                          | TYP MAX                     | UNITS |
|---|-------------------------------|---|------------------------------|-----------------------------|-------|
| I <sup>2</sup> C BUS                                  |                               |   |                              |                             |       |
|   |                               | Standard mode, V <sub>DDIO</sub> selected as I/O supply                     | 0.7 ×<br>V <sub>DDIO</sub>   |                             |       |
| lagant High Maltaga                                   | V                             | Standard mode, V <sub>DDIOH</sub> selected as I/O supply                    | 0.7 ×<br>V <sub>DDIOH</sub>  |                             |       |
| Input High Voltage                                    | V <sub>IH</sub> _I2C          | Fast mode, V <sub>DDIO</sub> selected as I/O supply                         | 0.7 ×<br>V <sub>DDIO</sub>   | V <sub>DDIO</sub> + 0.5     | V     |
|   |                               | Fast mode, V <sub>DDIOH</sub> selected as I/O supply                        | 0.7 ×<br>V <sub>DDIOH</sub>  | V <sub>DDIOH</sub><br>+ 0.5 |       |
|   |                               | Standard mode, V <sub>DDIO</sub> selected as I/O supply                     | -0.5                         | 0.3 ×<br>V <sub>DDIO</sub>  |       |
| Input Low Voltage                                     | v Voltage V <sub>IL_I2C</sub> | Standard mode, V <sub>DDIOH</sub> selected as I/O supply                    | -0.5                         | 0.3 ×<br>V <sub>DDIOH</sub> | V     |
| Input Low Voltage                                     |                               | Fast mode, V <sub>DDIO</sub> selected as I/O supply                         | -0.5                         | 0.3 ×<br>V <sub>DDIO</sub>  | V     |
|   |                               | Fast mode, V <sub>DDIOH</sub> selected as I/O supply                        | -0.5                         | 0.3 ×<br>V <sub>DDIOH</sub> |       |
| Input Hysteresis                                      |                               | Fast mode, V <sub>DDIO</sub> selected as I/O supply                         | 0.05 x<br>V <sub>DDIO</sub>  |                             | V     |
| (Schmitt)   | V <sub>IHYS_I2C</sub>         | Fast mode, V <sub>DDIOH</sub> selected as I/O supply                        | 0.05 x<br>V <sub>DDIOH</sub> |                             | V     |
|   |                               | Standard mode, I <sub>IL</sub> = 3mA  | 0                            | 0.4                         |       |
|   |                               | Fast mode, I <sub>IL</sub> = 3mA  | 0                            | 0.4                         |       |
| Output Logic-Low<br>(Open Drain or Open<br>Collector) | V <sub>OL_I2C</sub>           | Fast mode, I <sub>IL</sub> = 2mA, V <sub>DDIO</sub> selected as I/O supply  | 0                            | 0.2 x<br>V <sub>DDIO</sub>  | V     |
|   |                               | Fast mode, I <sub>IL</sub> = 2mA, V <sub>DDIOH</sub> selected as I/O supply | 0                            | 0.2 x<br>V <sub>DDIOH</sub> |       |
| 12C TIMING  |                               |   |                              |                             |       |
| CCI Cleak Fraguers                                    |                               | Standard mode   | 0                            | 100                         | ld le |
| SCL Clock Frequency                                   | ency f <sub>SCL</sub>         | Fast mode   | 0                            | 400                         | kHz   |


## **Typical Operating Characteristics**

 $(V_{DD18} = 1.8V, V_{DD18} = 1.8V.)$ 










### **Pin Configuration**



# **Pin Description (continued)**

| TGPP   WLP  | PIN      |            |           |  |
|---|----------|------------|-----------|--|
| 36    B5    TMS   | TQFP     | WLP        | NAME      | FUNCTION   |
| RESET   | 36       | B5         | TMS       | Serial Wire Debug I/O  |
| Page 12   Page 13   Page 14   Pag | 38       | B6         | TDO       | JTAG Test Data Output  |
| Hardware Reset, Active-Low Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins to present (resetting all logic on all supplies except for real-time clock circuitry) and begins in pin has an internal 25kΩ pullup to the V <sub>RTC</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.  Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resting most of the core logic on the V <sub>DD12</sub> supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers.  After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal 25kΩ pullup to the V <sub>RTC</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.  GENERAL-PURPOSE I/O AND SPECIAL FUNCTIONS  21   | 40       | В7         | TDI       |  |
| active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal 25kΩ pullup to the V <sub>RTC</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.  Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V <sub>DD12</sub> supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers.  After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal 25kΩ pullup to the V <sub>RTC</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.  GENERAL-PURPOSE I/O AND SPECIAL FUNCTIONS  21 C2 P0.0 20 C1 P0.1 19 D4 P0.2 18 D3 P0.3 17 D1 P0.4 16 D2 P0.5 15 E3 P0.6 14 E2 P0.7 12 E1 P1.0 11 E4 P1.1 10 F3 P1.2 9 F2 P1.3 6 F4 P1.4 5 E5 P1.5 4 G2 P1.6  | RESET    |            |           |  |
| pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V <sub>DD12</sub> supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers.  After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal 25kΩ pullup to the V <sub>RTC</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.  GENERAL-PURPOSE I/O AND SPECIAL FUNCTIONS  21 C2 P0.0 20 C1 P0.1 19 D4 P0.2 18 D3 P0.3 General-Purpose I/O, Port 0. Most port pins have multiple special functions. See Table 1 for details.  General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.  General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.   | 22       | B2         | RSTN      | active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal $25k\Omega$ pullup to the $V_{RTC}$ supply. This pin should be left  |
| 21  | 23       | B1         | SRSTN     | pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the $V_{DD12}$ supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfiguring all registers.<br>After the device senses $\overline{SRSTN}$ as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until $\overline{SRSTN}$ is sensed inactive. This pin is internally connected with an internal $25k\Omega$ pullup to the $V_{RTC}$ supply. This pin should be left |
| 20  | GENERAL- | PURPOSE I/ | O AND SPE | CIAL FUNCTIONS   |
| 19 D4 P0.2  18 D3 P0.3  17 D1 P0.4  16 D2 P0.5  15 E3 P0.6  14 E2 P0.7  12 E1 P1.0  11 E4 P1.1  10 F3 P1.2  9 F2 P1.3  6 F4 P1.4  5 E5 P1.5  4 G2 P1.6  | 21       | C2         | P0.0      |  |
| 18  | 20       | C1         | P0.1      |  |
| 17 D1 P0.4  16 D2 P0.5  15 E3 P0.6  14 E2 P0.7  12 E1 P1.0  11 E4 P1.1  10 F3 P1.2  9 F2 P1.3  6 F4 P1.4  5 E5 P1.5  4 G2 P1.6  | 19       | D4         | P0.2      |  |
| 17         D1         P0.4           16         D2         P0.5           15         E3         P0.6           14         E2         P0.7           12         E1         P1.0           11         E4         P1.1           10         F3         P1.2           9         F2         P1.3           6         F4         P1.4           5         E5         P1.5           4         G2         P1.6    details.  | 18       | D3         | P0.3      | General-Purpose I/O. Port 0. Most port pins have multiple special functions. See Table 1 for   |
| 15     E3     P0.6       14     E2     P0.7       12     E1     P1.0       11     E4     P1.1       10     F3     P1.2       9     F2     P1.3       6     F4     P1.4       5     E5     P1.5       4     G2     P1.6   General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.  | 17       | D1         | P0.4      |  |
| 14     E2     P0.7       12     E1     P1.0       11     E4     P1.1       10     F3     P1.2       9     F2     P1.3     General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.       5     E5     P1.5       4     G2     P1.6   | 16       | D2         | P0.5      |  |
| 12         E1         P1.0           11         E4         P1.1           10         F3         P1.2           9         F2         P1.3           6         F4         P1.4           5         E5         P1.5           4         G2         P1.6   General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.  | 15       | E3         | P0.6      |  |
| 11         E4         P1.1           10         F3         P1.2           9         F2         P1.3           6         F4         P1.4           5         E5         P1.5           4         G2         P1.6   General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.   | 14       | E2         | P0.7      |  |
| 10 F3 P1.2 9 F2 P1.3 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.  5 E5 P1.5 4 G2 P1.6   | 12       | E1         | P1.0      |  |
| 9 F2 P1.3 General-Purpose I/O, Port 1. Most port pins have multiple special functions. See Table 1 for details.  5 E5 P1.5 4 G2 P1.6  | 11       | E4         | P1.1      |  |
| 6 F4 P1.4 details. 5 E5 P1.5 4 G2 P1.6  | 10       | F3         | P1.2      |  |
| 6 F4 P1.4 details. 5 E5 P1.5 4 G2 P1.6  |          | F2         | P1.3      | General-Purpose I/O. Port 1. Most port pins have multiple special functions. See Table 1 for   |
| 4 G2 P1.6   | 6        | F4         | +         |  |
|   | 5        | E5         | P1.5      |  |
|   | 4        | G2         | P1.6      |  |
|   | 99       | G3         | P1.7      |  |

## **Pin Description (continued)**

| PIN   |                   | NABAT | FUNCTION                        |  |  |  |  |
|---|-------------------|-------|---------------------------------|--|--|--|--|
| TQFP  | WLP               | NAME  | FUNCTION                        |  |  |  |  |
| ANALOG INPUT PINS   |                   |       |                                 |  |  |  |  |
| 35  | A4                | AIN0  | ADC Input 0. 5V-tolerant input. |  |  |  |  |
| 37  | A5                | AIN1  | ADC Input 1. 5V-tolerant input. |  |  |  |  |
| 39  | A6                | AIN2  | ADC Input 2                     |  |  |  |  |
| 41  | A7                | AIN3  | ADC Input 3                     |  |  |  |  |
| NO CONNE  | NO CONNECTS       |       |                                 |  |  |  |  |
| 1, 13, 25,<br>26, 32, 43,<br>50–54, 57,<br>66, 75–78,<br>87, 98,<br>100 | A1, A9,<br>J1, J9 | N.C.  | No Connection                   |  |  |  |  |

### Table 1. MAX32620/MAX32621 GPIO Special Function Cross Reference

| GPIO | PRIMARY<br>FUNCTION  | SECONDARY FUNCTION | PULSE TRAIN<br>OUTPUT | TIMER INPUT | GPIO<br>OUTPUT | TERTIARY<br>FUNCTION | QUATERNARY<br>FUNCTION |
|------|----------------------|--------------------|-----------------------|-------------|----------------|----------------------|------------------------|
| P0.0 | UART0A_RX            | UART0B_TX          | PT_PT0                | TIMER_TMR0  | GPIO_INT(P0)   |                      |                        |
| P0.1 | UART0A_TX            | UART0B_RX          | PT_PT1                | TIMER_TMR1  | GPIO_INT(P0)   |                      |                        |
| P0.2 | UART0A_CTS           | UART0B_RTS         | PT_PT2                | TIMER_TMR2  | GPIO_INT(P0)   |                      |                        |
| P0.3 | UART0A_RTS           | UART0B_CTS         | PT_PT3                | TIMER_TMR3  | GPIO_INT(P0)   |                      |                        |
| P0.4 | SPIM0_SCK            |                    | PT_PT4                | TIMER_TMR4  | GPIO_INT(P0)   |                      |                        |
| P0.5 | SPIM0_MOSI/<br>SDIO0 |                    | PT_PT5                | TIMER_TMR5  | GPIO_INT(P0)   |                      |                        |
| P0.6 | SPIM0_MISO/<br>SDIO1 |                    | PT_PT6                | TIMER_TMR0  | GPIO_INT(P0)   |                      |                        |
| P0.7 | SPIM0_SS0            |                    | PT_PT7                | TIMER_TMR1  | GPIO_INT(P0)   |                      |                        |
| P1.0 | SPIM1_SCK            | SPIX_SCK           | PT_PT8                | TIMER_TMR2  | GPIO_INT(P1)   |                      |                        |
| P1.1 | SPIM1_MOSI/<br>SDIO0 | SPIX_SDIO0         | PT_PT9                | TIMER_TMR3  | GPIO_INT(P1)   |                      |                        |
| P1.2 | SPIM1_MISO/<br>SDIO1 | SPIX_SDIO1         | PT_PT10               | TIMER_TMR4  | GPIO_INT(P1)   |                      |                        |
| P1.3 | SPIM1_SS0            | SPIX_SS            | PT_PT11               | TIMER_TMR5  | GPIO_INT(P1)   |                      |                        |
| P1.4 | SPIM1_SDIO2          | SPIX_SDIO2         | PT_PT12               | TIMER_TMR0  | GPIO_INT(P1)   |                      |                        |
| P1.5 | SPIM1_SDIO3          | SPIX_SDIO3         | PT_PT13               | TIMER_TMR1  | GPIO_INT(P1)   |                      |                        |
| P1.6 | I2CM0/SA_SDA         |                    | PT_PT14               | TIMER_TMR2  | GPIO_INT(P1)   |                      |                        |
| P1.7 | I2CM0/SA_SCL         |                    | PT_PT15               | TIMER_TMR3  | GPIO_INT(P1)   |                      |                        |
| P2.0 | UART1A_RX            | UART1B_TX          | PT_PT0                | TIMER_TMR4  | GPIO_INT(P2)   |                      |                        |
| P2.1 | UART1A_TX            | UART1B_RX          | PT_PT1                | TIMER_TMR5  | GPIO_INT(P2)   |                      |                        |

Table 1. MAX32620/MAX32621 GPIO Special Function Cross Reference (continued)

| GPIO |                       | SPECIAL FUNCTIONS     |         |            |              |            |            |
|------|-----------------------|-----------------------|---------|------------|--------------|------------|------------|
| P2.2 | UART1A_CTS            | UART1B_RTS            | PT_PT2  | TIMER_TMR0 | GPIO_INT(P2) |            |            |
| P2.3 | UART1A_RTS            | UART1B_CTS            | PT_PT3  | TIMER_TMR1 | GPIO_INT(P2) |            |            |
| P2.4 | SPIM2A_SCK            |                       | PT_PT4  | TIMER_TMR2 | GPIO_INT(P2) |            |            |
| P2.5 | SPIM2A_MOSI/<br>SDIO0 |                       | PT_PT5  | TIMER_TMR3 | GPIO_INT(P2) |            |            |
| P2.6 | SPIM2A_MISO/<br>SDIO1 |                       | PT_PT6  | TIMER_TMR4 | GPIO_INT(P2) |            |            |
| P2.7 | SPIM2A_SS0            |                       | PT_PT7  | TIMER_TMR5 | GPIO_INT(P2) |            |            |
| P3.0 | UART2A_RX             | UART2B_TX             | PT_PT8  | TIMER_TMR0 | GPIO_INT(P3) |            |            |
| P3.1 | UART2A_TX             | UART2B_RX             | PT_PT9  | TIMER_TMR1 | GPIO_INT(P3) |            |            |
| P3.2 | UART2A_CTS            | UART2B_RTS            | PT_PT10 | TIMER_TMR2 | GPIO_INT(P3) |            |            |
| P3.3 | UART2A_RTS            | UART2B_CTS            | PT_PT11 | TIMER_TMR3 | GPIO_INT(P3) |            |            |
| P3.4 | I2CM1/SB_SDA          | SPIM2A_SS1            | PT_PT12 | TIMER_TMR4 | GPIO_INT(P3) |            |            |
| P3.5 | I2CM1/SB_SCL          | SPIM2A_SS2            | PT_PT13 | TIMER_TMR5 | GPIO_INT(P3) |            |            |
| P3.6 | SPIM1_SS1             | SPIX_SS1              | PT_PT14 | TIMER_TMR0 | GPIO_INT(P3) |            |            |
| P3.7 | SPIM1_SS2             | SPIX_SS2              | PT_PT15 | TIMER_TMR1 | GPIO_INT(P3) |            |            |
| P4.0 | OWM_I/O               | SPIM2A_SR0            | PT_PT0  | TIMER_TMR2 | GPIO_INT(P4) |            |            |
| P4.1 | OWM_PUPEN             | SPIM2A_SR1            | PT_PT1  | TIMER_TMR3 | GPIO_INT(P4) |            |            |
| P4.2 | SPIM0_SDIO2           |                       | PT_PT2  | TIMER_TMR4 | GPIO_INT(P4) |            |            |
| P4.3 | SPIM0_SDIO3           |                       | PT_PT3  | TIMER_TMR5 | GPIO_INT(P4) |            |            |
| P4.4 | SPIM0_SS1             |                       | PT_PT4  | TIMER_TMR0 | GPIO_INT(P4) |            |            |
| P4.5 | SPIM0_SS2             |                       | PT_PT5  | TIMER_TMR1 | GPIO_INT(P4) |            |            |
| P4.6 | SPIM0_SS3             |                       | PT_PT6  | TIMER_TMR2 | GPIO_INT(P4) |            |            |
| P4.7 | SPIM0_SS4             |                       | PT_PT7  | TIMER_TMR3 | GPIO_INT(P4) |            |            |
| P5.0 | Reserved              | SPIM2B_SCK            | PT_PT8  | TIMER_TMR4 | GPIO_INT(P5) |            |            |
| P5.1 | Reserved              | SPIM2B_<br>MOSI/SDIO0 | PT_PT9  | TIMER_TMR5 | GPIO_INT(P5) |            |            |
| P5.2 | Reserved              | SPIM2B_<br>MISO/SDIO1 | PT_PT10 | TIMER_TMR0 | GPIO_INT(P5) |            |            |
| P5.3 | Reserved              | SPIM2B_SS0            | PT_PT11 | TIMER_TMR1 | GPIO_INT(P5) | UART3A_RX  | UART3B_TX  |
| P5.4 | Reserved              | SPIM2B_<br>SDIO2      | PT_PT12 | TIMER_TMR2 | GPIO_INT(P5) | UART3A_TX  | UART3B_RX  |
| P5.5 | Reserved              | SPIM2B_<br>SDIO3      | PT_PT13 | TIMER_TMR3 | GPIO_INT(P5) | UART3A_CTS | UART3B_RTS |
| P5.6 | Reserved              | SPIM2B_SR             | PT_PT14 | TIMER_TMR4 | GPIO_INT(P5) | UART3A_RTS | UART3B_CTS |
| P5.7 | I2CM2/SC_SDA          | SPIM2B_SS1            | PT_PT15 | TIMER_TMR5 | GPIO_INT(P5) |            |            |
| P6.0 | I2CM2/SC_SCL          | SPIM2B_SS2            | PT_PT0  | TIMER_TMR0 | GPIO_INT(P5) |            |            |

# High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

# MAX32620/MAX32621 Detailed Description

The MAX32620/MAX32621 is a low-power, mixed signal microcontroller that includes the ARM Cortex-M4 with FPU core with a maximum operating frequency of 96MHz. An internal 4MHz oscillator supports minimal power consumption for applications requiring always-on monitoring. The MAX32621 is a secure version, incorporating a trust protection unit (TPU) with encryption and advanced security features.

Application code executes from an onboard 2MB/1MB program flash memory, with 256KB SRAM available for general application use. An 8KB instruction cache improves execution throughput, and a transparent code scrambling scheme protects customer intellectual property residing in the program flash memory. Additionally, a SPI execute in place (SPIX) external memory interface allows application code and data (up to 16MB) to be accessed from an external SPI memory device.

A 10-bit sigma-delta ADC is provided with a multiplexer front end for four external input channels (two of which are 5.5V tolerant) and internal channels to monitor supply voltages. Built-in limit monitors allow converted input samples to be compared against user-configurable high and low limits, with an option to trigger an interrupt and wake the CPU from a low power mode if attention is required.

A wide variety of communications and interface peripherals are provided, including a USB 2.0-compliant slave interface, three master SPI interfaces, four UART interfaces with multidrop support, three master I<sup>2</sup>C interfaces, and a slave I<sup>2</sup>C interface.

#### **ARM Cortex-M4 with FPU Core**

The ARM Cortex-M4 with FPU core is ideal for the emerging category of wearable medical and wellness applications. The architecture combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

- Floating Point Unit (FPU)
- Memory Protection Unit
- Full debug support level
  - · Debug Access Port (DAP)
  - Breakpoints
  - DWT
  - · Flash patch
  - · Halting debug

- Debug access port : JTAG or serial wire
- NVIC support
  - 52 interrupts to be grouped by firmware into 8 levels of priority
- DSP supports Single Instruction Multiple Data (SIMD) Path DSP extensions, providing:
  - · 4 parallel 8 bit add/sub
  - · 2 parallel 16 bit add/sub
  - 2 parallel MACs
  - · 32 or 64 bit accumulate
  - · Signed, unsigned, data with or without saturation

#### **Power Operating Modes**

#### Low Power Mode 0 (LP0)

This mode places the core and peripheral logic in a static, low-power state. All features of the device are disabled except:

- Power sequencer
- RTC (if enabled)
- Key data retention registers
- Power-on reset
- Voltage supply monitoring

Data retention in this mode can be maintained using only the V<sub>RTC</sub> supply, with all other voltage supplies disabled.

#### Low Power Mode 1 (LP1)

This mode places the core logic in a static, low-power state which supports a fast wakeup feature. Data retention in this mode can be maintained using only the  $V_{RTC}$  supply, with all other voltage supplies disabled.

#### Low Power Mode 2 (LP2)

This configuration allows the ADC and some peripherals to operate while the ARM core is in sleep mode. The peripheral management unit provides intelligent, dynamic clocking of any enabled peripherals, ensuring the lowest power consumption possible.

#### Low Power Mode 3 (LP3)

During this state, the CPU is executing application code and all digital and analog peripherals are fully powered and awake. Dynamic clocking disables peripherals not in use, providing the optimal mix of high-performance and low power consumption.

# High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

#### **Analog to Digital Converter (ADC)**

The 10-bit sigma-delta ADC provides 4 external inputs and can also be configured to measure all internal power supplies. It operates at a maximum of 7.8ksps. AINO and AIN1 are 5.5V tolerant, making them suitable for monitoring batteries.

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel limit pairs can be configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a low power sleep mode) when a captured sample goes outside the preprogrammed limit range. Since this comparison is performed directly by the sample limit monitors, it can be performed even while the main CPU is suspended in a low-power mode.

The ADC reference can be the internal 1.2V bandgap or an external reference.

The ADC measures:

- AIN[3:2] (up to 3.3V)
- AIN[1:0] (up to 5.5V)
- V<sub>DD12</sub>
- V<sub>DD18</sub>
- V<sub>DDB</sub>
- V<sub>RTC</sub>
- V<sub>DDIO</sub>
- VDDIOH

### **Pulse Train Engine**

Sixteen independent pulse train generators provide either a square wave or a repeating pattern from 2 bits to 32 bits in length.

Each pulse train generator is independently configurable. The pulse train generators provide the following:

- Independently enabled
- Multiple pin configurations allow for flexible layout
- Pulse trains can be started/synchronized independently or as a group
- Frequency of each enabled pulse train generator is also set separately, based on a divide down (divide by 2, divide by 4, divide by 8, and so on) of the input pulse train module clock
- Multiple repetition options for pulse train mode
  - Single shot (nonrepeating pattern of 2-32 bits)
  - Pattern repeats user-configurable number of times or indefinitely
  - End of one pulse train's loop count can restart one or more other pulse trains

#### Clocking Scheme

The high-frequency internal relaxation oscillator operates at a nominal frequency of 96MHz. It is the primary clock source for the digital logic and peripherals. The 4MHz internal oscillator can be selected to optimize active power consumption. Wakeup is possible from either the 4MHz or the 96MHz internal oscillator.

An external 32.768kHz timebase is required when using the RTC or USB features of the device. The time base can be generated by attaching a 32kHz crystal. An external clock source can also be applied to the 32KIN pin. The external clock source must meet the electrical/timing requirements in the EC table.

#### **Interrupt Sources**

The ARM nested vector interrupt controller (NVIC) provides high speed, deterministic interrupt response, interrupt masking, and multiple interrupt sources. Each peripheral is connected to the NVIC and can have multiple interrupt flags to indicate the specific source of the interrupt within the peripheral.

The NVIC provides:

- Up to 52 distinct interrupt sources (including internal and external interrupts)
- Eight priority levels
- A dedicated interrupt for each port

#### **Real-Time Clock**

A real-time clock (RTC) keeps the time of day in absolute seconds. The time base can be generated by connecting a 32kHz crystal between 32KIN and 32KOUT or an external clock source can be applied to the 32KIN pin. The external clock source must meet the electrical/timing requirements in the EC table. The 32kHz output can be directed to a GPIO for observation and use.

The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode.

The wake-up timer allows the device to remain in low power mode for extended periods of time. The minimum wake-up interval is 244µs.




Figure 2. MAX32620/MAX32621 Clock Scheme (TPU on MAX32621 Only)




Figure 3. Timer Block Diagram, 32-Bit Mode

# High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

An external 32kHz crystal or clock source is required for USB operation, even if the RTC function is not used. Although the USB timing is derived from the internal 96MHz oscillator, the default accuracy is not sufficient for USB operation. Firmware trimming of the 96MHz oscillator using the 32kHz timebase as a reference is necessary to comply with USB timing requirements.

#### I<sup>2</sup>C Master and Slave Ports

The I<sup>2</sup>C interface is a bidirectional, 2-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many or many-to-many communications medium.

Three I<sup>2</sup>C interfaces allow for up to three I<sup>2</sup>C master engines and one I<sup>2</sup>C-selectable slave engine which interface to a wide variety of I<sup>2</sup>C-compatible peripherals. These engines support both Standard-mode and Fast-mode I<sup>2</sup>C standards. The slave engine shares the same I/O port as the master engines and is selectable through the I/O configuration settings. It provides the following features:

- Master or slave mode operation
- Supports standard (7-bit) or expanded (10-bit) addressing
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates:

Standard-mode: 100kbps Fast-mode: 400kbps

- Internal filter to reject noise spikes
- Receiver FIFO depth of 16 bytes
- Transmitter FIFO depth of 16 bytes

#### Serial Peripheral Interface—Master

The SPI master-mode-only (SPIM) interface operates independently in a single or multiple slave system and is fully accessible to the user application.

The SPI ports provide a highly configurable, flexible and efficient interface to communicate with a wide variety of SPI slave devices. The three SPI master ports (SPI0, SPI1, SPI2) support the following features:

- Supports all four SPI modes (0,1,2,3) for single-bit communication
- 3 or 4 wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Dual and quad I/O supported
- Up to 5 slave select lines per port

- Up to 2 slave ready lines
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- Programmable SCK alternate timing
- SS (slave select) assertion and deassertion timing with respect to leading/trailing SCK edge

# Serial Peripheral Interface—Execute in Place (SPIX) Master

The SPIX allows the CPU to transparently execute instructions stored in an external SPI flash. Instructions fetched through the SPIX master are cached just like instructions fetched from internal program memory. The SPIX master can also be used to access large amounts of external static data that would otherwise reside in internal data memory.

#### Serial Peripheral Interface—Slave

The SPI slave (SPIS) port provides a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI master devices. The SPI slave interface provides the following features:

- Supports SPI modes 0 and 3
- Full-duplex operation in single-bit, 4-wire mode
- Slave select polarity fixed (active low)
- · Dual and Quad I/O supported
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- Four interrupts to monitor FIFO levels

#### **UART**

All four universal asynchronous receiver-transmitter (UART) interfaces support full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request to send (RTS) and clear to send (CTS) methodology. Each UART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 2x 32-byte send/receive FIFOs, one for transmit and receive
- Full-duplex operation for asynchronous data transfers
- Programmable interrupt for receive and transmit
- Independent baud-rate generator
- Programmable 9th bit parity support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Maximum baud rate 1843.2kB

# High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

#### 1-Wire Master

Maxim's DeepCover® 1-Wire security solutions provide a cost-effective solution to authenticate medical sensors and peripherals, preventing counterfeit products. The integrated 1-Wire master communicates with slave devices via the bidirectional, multidrop 1-Wire bus. All of the devices on the 1-Wire bus share one signal which carries data communication and also supplies power to the slave devices. The single contact serial interface is ideal for communication networks requiring minimal interconnect. Features of the 1-Wire bus include:

- Single contact for control and operation
- Unique factory identifier for any 1-Wire device
- Power is distributed to all slave device (parasitic power)
- Multiple device capability on a single line
- Supports 1-Wire standard (15.6kbps) and overdrive (110 kbps) speeds

The incorporation of the 1-Wire master enables the creation of 1-Wire enhanced of consumable and reusable accessories. The following benefits can be added to products by the addition of only one contact:

- OEM authenticity is verifiable with SHA-256 and ECDSA
- External tracking is eliminated because calibration data can be securely stored within accessory
- Reuse of single-use accessories can be prevented
- Counterfeit products can be identified and use denied using the unique, factory identifier
- Environmental temperature and humidity sensing

# Trust Protection Unit (TPU) (MAX32621 Only)

The TPU enhances cryptographic data security for valuable intellectual property (IP) and data. A high-speed, dedicated, hardware-based math accelerator (MAA) performs mathematical computations that support strong cryptographic algorithms including:

- AES-128
- AES-192
- AES-256
- 1024-bit DSA
- 2048-bit (CRT)

The device provides a pseudo-random number generator which can be used to create cryptographic keys for any application. A user-selectable entropy source further increases the randomness and key strength.

The secure bootloader protects against unauthorized access to program memory.

DeepCover is a registered trademark of Maixm Integrated Products, Inc.

#### **Peripheral Management Unit (PMU)**

The PMU is a DMA-based link list processing engine that performs operations and data transfers involving memory and/or peripherals in the advanced peripheral bus (APB) and advanced high-performance bus (AHB) peripheral memory space while the main CPU is in a sleep state. This allows low-overhead peripheral operations to be performed without the CPU, significantly reducing overall power consumption. Using the PMU with the CPU in a sleep state provides a lower-noise environment critical for obtaining optimum ADC performance.

Key features of the PMU engine include:

- Six independent channels with round-robin scheduling allows for multiple parallel operations
- Programmed using SRAM-based PMU opcodes
- PMU action can be initiated from interrupt conditions from peripherals without CPU
- Integrated AHB bus master
- Coprocessor-like state machine

#### **Additional Documentation**

Engineers must have the following documents to fully use this device:

- This data sheet, containing pin descriptions, feature overviews, and electrical specifications
- The device-appropriate user guide, containing detailed information and programming guidelines for core features and peripherals
- Errata sheets for specific revisions noting deviations from published specifications.

For information regarding these documents, visit Technical Support at support.maximintegrated.com/micro.


#### **Development and Technical Support**

Contact technical support for information about highly versatile, affordable development tools, available from Maxim Integrated and third-party vendors.

- Evaluation kits
- Software development kit
- Compilers
- Integrated development environments (IDEs)
- USB interface modules for programming and debugging

For technical support, go to <u>support.maximintegrated.</u> <u>com/micro</u>.

# **Typical Application Circuit—Wearable Cardiac Monitor**



# High-Performance, Ultra-Low Power ARM Cortex-M4 with FPU-Based Microcontroller for Rechargeable Devices

### **Revision History**

| REVISION<br>NUMBER | REVISION<br>DATE | DESCRIPTION  | PAGES<br>CHANGED  |
|--------------------|------------------|--|-------------------|
| 0                  | 6/15             | Initial release  | _                 |
| 1                  | 1/17             | Added 4MHz clock option to EC table, added new GPIO $V_{DDIO}/V_{DDIOH}$ option while supporting legacy $V_{DD18}$ I/O supply to EC table, pin configuration, and pin description, absolute maximum rating for $V_{RTC}$ changed from 3.6V to 1.89V, $V_{AIN(MIN)}$ typo corrected from $V_{SS}$ to $V_{SSA}$ , $\overline{RSTN}$ pin supply corrected from $V_{DD18}$ to $V_{RTC}$ , added I <sup>2</sup> C and SPI timings, updated feature descriptions to conform to MAX32625/MAX32626 style, corrected Table 1 title, corrected part number in detailed description, added text in General Description describing differences between "C" and "A" revisions of the device, corrected RTC frequency to 32.768kHz, changed instances of WTD to WDT, corrected instances of $T_A$ = +20°C to $T_A$ = +25°C, changed page 1 typical values from current to power, updated $I_{DDXX}$ typical values, removed redundant feature list on page 26, removed references to SPI bridge from I/O Matrix as the feature was never implemented, recommended $V_{DD12}$ bypass capacitor changed from 100nF to 1.0 $\mu$ F, corrected ARM Cortex trademark usage in text and figures, IIH3V min/max from ±1 to ±2, $V_{RST(MIN)}$ from 1.62V to 1.61V, $f_{INTCLK}$ min/max from 94.08/97.92 to 94/98MHz, corrected $f_{RCCLK(MIN)}$ from 3.9 to 0.001MHz to clarify effect of clock divider option, but no change to device, moved 1-Wire Master I/O to Table 1, added MAX32620IWGL+ and MAX32620IWGL+T part numbers | 1–8, 10–16, 18–26 |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.