



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 40MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT   |
| Number of I/O              | 36  |
| Program Memory Size        | 32KB (16K x 16)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V   |
| Data Converters            | A/D 13x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-TQFP   |
| Supplier Device Package    | 44-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18f4510t-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic18f4510t-i-pt</a> |

# PIC18F2XXX/4XXX FAMILY

TABLE 2-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC18F2XXX/4XXX FAMILY

| Pin Name           | During Programming |          |  |
|--------------------|--------------------|----------|--|
|                    | Pin Name           | Pin Type | Pin Description  |
| MCLR/VPP/RE3       | VPP                | P        | Programming Enable   |
| VDD <sup>(2)</sup> | VDD                | P        | Power Supply   |
| VSS <sup>(2)</sup> | VSS                | P        | Ground   |
| RB5                | PGM                | I        | Low-Voltage ICSP™ Input when LVP Configuration bit equals '1' <sup>(1)</sup> |
| RB6                | PGC                | I        | Serial Clock   |
| RB7                | PGD                | I/O      | Serial Data  |

**Legend:** I = Input, O = Output, P = Power  
**Note 1:** See [Figure 5-1](#) for more information.  
**2:** All power supply (VDD) and ground (VSS) pins must be connected.

The following devices are included in 28-pin SPDIP, PDIP and SOIC parts:

- PIC18F2221
- PIC18F2321
- PIC18F2410
- PIC18F2420
- PIC18F2423
- PIC18F2450
- PIC18F2455
- PIC18F2458
- PIC18F2480
- PIC18F2510
- PIC18F2515
- PIC18F2520
- PIC18F2523
- PIC18F2525
- PIC18F2550
- PIC18F2553
- PIC18F2580
- PIC18F2585
- PIC18F2610
- PIC18F2620
- PIC18F2680
- PIC18F2682
- PIC18F2685

The following devices are included in 28-pin SSOP parts:

- PIC18F2221
- PIC18F2321

FIGURE 2-1: 28-Pin SPDIP, PDIP, SOIC,SSOP




# PIC18F2XXX/4XXX FAMILY

The following devices are included in 28-pin QFN parts:

- |              |              |              |              |
|--------------|--------------|--------------|--------------|
| • PIC18F2221 | • PIC18F2423 | • PIC18F2510 | • PIC18F2580 |
| • PIC18F2321 | • PIC18F2450 | • PIC18F2520 | • PIC18F2682 |
| • PIC18F2410 | • PIC18F2480 | • PIC18F2523 | • PIC18F2685 |
| • PIC18F2420 | •            | •            | •            |


**FIGURE 2-2: 28-Pin QFN**



The following devices are included in 40-pin PDIP parts:

- |              |              |              |              |
|--------------|--------------|--------------|--------------|
| • PIC18F4221 | • PIC18F4455 | • PIC18F4523 | • PIC18F4610 |
| • PIC18F4321 | • PIC18F4458 | • PIC18F4525 | • PIC18F4620 |
| • PIC18F4410 | • PIC18F4480 | • PIC18F4550 | • PIC18F4680 |
| • PIC18F4420 | • PIC18F4510 | • PIC18F4553 | • PIC18F4682 |
| • PIC18F4423 | • PIC18F4515 | • PIC18F4580 | • PIC18F4685 |
| • PIC18F4450 | • PIC18F4520 | • PIC18F4585 | •            |

**FIGURE 2-3: 40-Pin PDIP**




# PIC18F2XXX/4XXX FAMILY

**TABLE 2-2: IMPLEMENTATION OF CODE MEMORY**

| Device     | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F2515 | 000000h-00BFFFh (48K)    |
| PIC18F2525 |                          |
| PIC18F2585 |                          |
| PIC18F4515 |                          |
| PIC18F4525 |                          |
| PIC18F4585 |                          |
| PIC18F2610 | 000000h-00FFFFh (64K)    |
| PIC18F2620 |                          |
| PIC18F2680 |                          |
| PIC18F4610 |                          |
| PIC18F4620 |                          |
| PIC18F4680 |                          |

**FIGURE 2-6: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX5X5/X6X0 DEVICES**



# PIC18F2XXX/4XXX FAMILY

For PIC18F2685/4685 devices, the code memory space extends from 0000h to 017FFFh (96 Kbytes) in five 16-Kbyte blocks. For PIC18F2682/4682 devices, the code memory space extends from 0000h to 0013FFFh (80 Kbytes) in four 16-Kbyte blocks. Addresses, 0000h through 0FFFh, however, define a “Boot Block” region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

The size of the Boot Block in PIC18F2685/4685 and PIC18F2682/4682 devices can be configured as 1, 2 or 4K words (see [Figure 2-7](#)). This is done through the BBSIZ<2:1> bits in the Configuration register, CONFIG4L. It is important to note that increasing the size of the Boot Block decreases the size of Block 0.

**TABLE 2-3: IMPLEMENTATION OF CODE MEMORY**


| Device     | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F2682 | 000000h-013FFFh (80K)    |
| PIC18F4682 |                          |
| PIC18F2685 | 000000h-017FFFh (96K)    |
| PIC18F4685 |                          |

# PIC18F2XXX/4XXX FAMILY

**TABLE 2-6: IMPLEMENTATION OF CODE MEMORY**

| Device     | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F2480 | 000000h-003FFFh (16K)    |
| PIC18F4480 |                          |
| PIC18F2580 | 000000h-007FFFh (32K)    |
| PIC18F4580 |                          |

**FIGURE 2-10: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18F2480/2580/4480/4580 DEVICES**



For PIC18F2221/4221 devices, the code memory space extends from 0000h to 00FFFh (4 Kbytes) in one 4-Kbyte block. For PIC18F2321/4321 devices, the code memory space extends from 0000h to 01FFFh (8 Kbytes) in two 4-Kbyte blocks. Addresses, 0000h through 07FFFh, however, define a variable "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

---

TABLE 2-7: IMPLEMENTATION OF CODE MEMORY

**FIGURE 2-11: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18F2221/2321/4221/4321 DEVICES**



# PIC18F2XXX/4XXX FAMILY

## 2.7 Serial Program/Verify Operation

The PGC pin is used as a clock input pin and the PGD pin is used for entering command bits and data input/output during serial operation. Commands and data are transmitted on the rising edge of PGC, latched on the falling edge of PGC and are Least Significant bit (LSb) first.

### 2.7.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, PGC is cycled four times. The commands needed for programming and verification are shown in [Table 2-8](#).

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in [Table 2-9](#). The 4-bit command is shown Most Significant bit (MSb) first. The command operand, or "Data Payload", is shown as <MSB><LSB>. [Figure 2-18](#) demonstrates how to serially present a 20-bit command/operand to the device.

### 2.7.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to set up registers as appropriate for use with other commands.

**TABLE 2-8: COMMANDS FOR PROGRAMMING**

| Description  | 4-Bit Command |
|--|---------------|
| Core Instruction<br>(Shift in 16-bit instruction)      | 0000          |
| Shift Out TABLAT Register                              | 0010          |
| Table Read   | 1000          |
| Table Read, Post-Increment                             | 1001          |
| Table Read, Post-Decrement                             | 1010          |
| Table Read, Pre-Increment                              | 1011          |
| Table Write  | 1100          |
| Table Write, Post-Increment by 2                       | 1101          |
| Table Write, Start Programming,<br>Post-Increment by 2 | 1110          |
| Table Write, Start Programming                         | 1111          |


**TABLE 2-9: SAMPLE COMMAND SEQUENCE**

| 4-Bit Command | Data Payload | Core Instruction                    |
|---------------|--------------|-------------------------------------|
| 1101          | 3C 40        | Table Write,<br>post-increment by 2 |



# PIC18F2XXX/4XXX FAMILY

**FIGURE 2-18: TABLE WRITE, POST-INCREMENT TIMING (1101)**



## 2.8 Dedicated ICSP/ICD Port (44-Pin TQFP Only)

The PIC18F4455/4458/4550/4553 44-pin TQFP devices are designed to support an alternate programming input: the dedicated ICSP/ICD port. The primary purpose of this port is to provide an alternate In-Circuit Debugging (ICD) option and free the pins (RB6, RB7 and MCLR) that would normally be used for debugging the application. In conjunction with ICD capability, however, the dedicated ICSP/ICD port also provides an alternate port for ICSP.

Setting the ICPRT Configuration bit enables the dedicated ICSP/ICD port. The dedicated ICSP/ICD port functions the same as the default ICSP/ICD port; however, alternate pins are used instead of the default pins. Table 2-10 identifies the functionally equivalent pins for ICSP purposes:

The dedicated ICSP/ICD port is an alternate port. Thus, ICSP is still available through the default port even though the ICPRT Configuration bit is set. When the  $V_{IH}$  is seen on the MCLR/VPP/RE3 pin prior to applying  $V_{IH}$  to the ICRST/ICVPP pin, then the state of the ICRST/ICVPP pin is ignored. Likewise, when the  $V_{IH}$  is seen on ICRST/ICVPP prior to applying  $V_{IH}$  to MCLR/VPP/RE3, then the state of the MCLR/VPP/RE3 pin is ignored.

**Note:** The ICPRT Configuration bit can only be programmed through the default ICSP port. Chip Erase functions through the dedicated ICSP/ICD port do not affect this bit.

When the ICPRT Configuration bit is set (dedicated ICSP/ICD port enabled), the NC/ICPORTS pin must be tied to either VDD or VSS.

The ICPRT Configuration bit must be maintained clear for all 28-pin and 40-pin devices; otherwise, unexpected operation may occur.

**TABLE 2-10: ICSP™ EQUIVALENT PINS**

| Pin Name     | During Programming |          |                |                    |
|--------------|--------------------|----------|----------------|--------------------|
|              | Pin Name           | Pin Type | Dedicated Pins | Pin Description    |
| MCLR/VPP/RE3 | VPP                | P        | NC/ICRST/ICVPP | Programming Enable |
| RB6          | PGC                | I        | NC/ICCK/ICPGC  | Serial Clock       |
| RB7          | PGD                | I/O      | NC/ICDT/ICPGD  | Serial Data        |


**Legend:** I = Input, O = Output, P = Power

# PIC18F2XXX/4XXX FAMILY

**TABLE 3-3: ERASE CODE MEMORY CODE SEQUENCE**

| 4-Bit Command  | Data Payload | Core Instruction                                      |
|--|--------------|---|
| Step 1: Direct access to code memory and enable writes.                                      |              |   |
| 0000   | 8E A6        | BSF EECON1, EEPGD                                     |
| 0000   | 9C A6        | BCF EECON1, CFGS                                      |
| 0000   | 84 A6        | BSF EECON1, WREN                                      |
| Step 2: Point to first row in code memory.   |              |   |
| 0000   | 6A F8        | CLRF TBLPTRU  |
| 0000   | 6A F7        | CLRF TBLPTRH  |
| 0000   | 6A F6        | CLRF TBLPTRL  |
| Step 3: Enable erase and erase single row.   |              |   |
| 0000   | 88 A6        | BSF EECON1, FREE                                      |
| 0000   | 82 A6        | BSF EECON1, WR  |
| 0000   | 00 00        | NOP - hold PGC high for time P9 and low for time P10. |
| Step 4: Repeat Step 3, with the Address Pointer incremented by 64 until all rows are erased. |              |   |

**FIGURE 3-3: SINGLE ROW ERASE CODE MEMORY FLOW**



# PIC18F2XXX/4XXX FAMILY

## 3.2 Code Memory Programming

Programming code memory is accomplished by first loading data into the write buffer and then initiating a programming sequence. The write and erase buffer sizes, shown in [Table 3-4](#), can be mapped to any location of the same size, beginning at 000000h. The actual memory write sequence takes the contents of this buffer and programs the proper amount of code memory that contains the Table Pointer.

The programming duration is externally timed and is controlled by PGC. After a Start Programming command is issued (4-bit command, '1111'), a NOP is issued, where the 4th PGC is held high for the duration of the programming time, P9.

After PGC is brought low, the programming sequence is terminated. PGC must be held low for the time specified by Parameter P10 to allow high-voltage discharge of the memory array.

The code sequence to program a PIC18F2XXX/4XXX Family device is shown in [Table 3-5](#). The flowchart, shown in [Figure 3-4](#), depicts the logic necessary to completely write a PIC18F2XXX/4XXX Family device. The timing diagram that details the Start Programming command and Parameters P9 and P10 is shown in [Figure 3-5](#).

**Note:** The TBLPTR register must point to the same region when initiating the programming sequence as it did when the write buffers were loaded.

**TABLE 3-4: WRITE AND ERASE BUFFER SIZES**

| Devices (Arranged by Family)                   | Write Buffer Size (Bytes) | Erase Buffer Size (Bytes) |
|--|---------------------------|---------------------------|
| PIC18F2221, PIC18F2321, PIC18F4221, PIC18F4321 | 8                         | 64                        |
| PIC18F2450, PIC18F4450                         | 16                        | 64                        |
| PIC18F2410, PIC18F2510, PIC18F4410, PIC18F4510 | 32                        | 64                        |
| PIC18F2420, PIC18F2520, PIC18F4420, PIC18F4520 |                           |                           |
| PIC18F2423, PIC18F2523, PIC18F4423, PIC18F4523 |                           |                           |
| PIC18F2480, PIC18F2580, PIC18F4480, PIC18F4580 |                           |                           |
| PIC18F2455, PIC18F2550, PIC18F4455, PIC18F4550 |                           |                           |
| PIC18F2458, PIC18F2553, PIC18F4458, PIC18F4553 |                           |                           |
| PIC18F2515, PIC18F2610, PIC18F4515, PIC18F4610 | 64                        | 64                        |
| PIC18F2525, PIC18F2620, PIC18F4525, PIC18F4620 |                           |                           |
| PIC18F2585, PIC18F2680, PIC18F4585, PIC18F4680 |                           |                           |
| PIC18F2682, PIC18F2685, PIC18F4682, PIC18F4685 |                           |                           |

# PIC18F2XXX/4XXX FAMILY

FIGURE 3-4: PROGRAM CODE MEMORY FLOW





FIGURE 3-5: TABLE WRITE AND START PROGRAMMING INSTRUCTION TIMING (1111)



# PIC18F2XXX/4XXX FAMILY

## 3.2.1 MODIFYING CODE MEMORY

The previous programming example assumed that the device had been Bulk Erased prior to programming (see [Section 3.1.1 “High-Voltage ICSP Bulk Erase”](#)). It may be the case, however, that the user wishes to modify only a section of an already programmed device.

The appropriate number of bytes required for the erase buffer must be read out of code memory (as described in [Section 4.2 “Verify Code Memory and ID Locations”](#)) and buffered. Modifications can be made on this buffer. Then, the block of code memory that was read out must be erased and rewritten with the modified data.

The WREN bit must be set if the WR bit in EECON1 is used to initiate a write sequence.

**TABLE 3-6: MODIFYING CODE MEMORY**

| 4-Bit Command   | Data Payload   | Core Instruction   |
|---|--|--|
| Step 1: Direct access to code memory.   |  |  |
| Step 2: Read and modify code memory (see <a href="#">Section 4.1 “Read Code Memory, ID Locations and Configuration Bits”</a> ).   |  |  |
| 0000<br>0000  | 8E A6<br>9C A6   | BSF EECON1, EEPGD<br>BCF EECON1, CFGS  |
| Step 3: Set the Table Pointer for the block to be erased.   |  |  |
| 0000<br>0000<br>0000<br>0000<br>0000<br>0000  | 0E <Addr[21:16]><br>6E F8<br>0E <Addr[8:15]><br>6E F7<br>0E <Addr[7:0]><br>6E F6   | MOVLW <Addr[21:16]><br>MOVWF TBLPTRU<br>MOVLW <Addr[8:15]><br>MOVWF TBLPTRH<br>MOVLW <Addr[7:0]><br>MOVWF TBLPTRL  |
| Step 4: Enable memory writes and set up an erase.   |  |  |
| 0000<br>0000  | 84 A6<br>88 A6   | BSF EECON1, WREN<br>BSF EECON1, FREE   |
| Step 5: Initiate erase.   |  |  |
| 0000<br>0000  | 82 A6<br>00 00   | BSF EECON1, WR<br>NOP - hold PGC high for time P9 and low for time P10.  |
| Step 6: Load write buffer. The correct bytes will be selected based on the Table Pointer.   |  |  |
| 0000<br>0000<br>0000<br>0000<br>0000<br>0000<br>1101<br>.<br>.<br>.<br>1111<br>0000   | 0E <Addr[21:16]><br>6E F8<br>0E <Addr[8:15]><br>6E F7<br>0E <Addr[7:0]><br>6E F6<br><MSB><LSB><br>.<br>.<br>.<br><MSB><LSB><br>00 00 | MOVLW <Addr[21:16]><br>MOVWF TBLPTRU<br>MOVLW <Addr[8:15]><br>MOVWF TBLPTRH<br>MOVLW <Addr[7:0]><br>MOVWF TBLPTRL<br>Write 2 bytes and post-increment address by 2.<br><br>Repeat as many times as necessary to fill the write buffer<br><br>Write 2 bytes and start programming.<br>NOP - hold PGC high for time P9 and low for time P10. |
| To continue modifying data, repeat Steps 2 through 6, where the Address Pointer is incremented by the appropriate number of bytes (see <a href="#">Table 3-4</a> ) at each iteration of the loop. The write cycle must be repeated enough times to completely rewrite the contents of the erase buffer. |  |  |
| Step 7: Disable writes.   |  |  |
| 0000  | 94 A6  | BCF EECON1, WREN   |

# PIC18F2XXX/4XXX FAMILY

## 4.0 READING THE DEVICE

### 4.1 Read Code Memory, ID Locations and Configuration Bits

Code memory is accessed, one byte at a time, via the 4-bit command, '1001' (Table Read, post-increment). The contents of memory pointed to by the Table Pointer (TBLPTRU:TBLPTRH:TBLPTRL) are serially output on PGD.


The 4-bit command is shifted in, LSb first. The read is executed during the next eight clocks, then shifted out on PGD during the last eight clocks, LSb to MSb. A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see [Figure 4-1](#)). This operation also increments the Table Pointer by one, pointing to the next byte in code memory for the next read.

This technique will work to read any memory in the 000000h to 3FFFFFFh address space, so it also applies to the reading of the ID and Configuration registers.

**TABLE 4-1: READ CODE MEMORY SEQUENCE**

| 4-Bit Command  | Data Payload     | Core Instruction   |
|--|------------------|--------------------|
| Step 1: Set Table Pointer.                                 |                  |                    |
| 0000   | 0E <Addr[21:16]> | MOVLW Addr[21:16]  |
| 0000   | 6E F8            | MOVWF TBLPTRU      |
| 0000   | 0E <Addr[15:8]>  | MOVLW <Addr[15:8]> |
| 0000   | 6E F7            | MOVWF TBLPTRH      |
| 0000   | 0E <Addr[7:0]>   | MOVLW <Addr[7:0]>  |
| 0000   | 6E F6            | MOVWF TBLPTRL      |
| Step 2: Read memory and then shift out on PGD, LSb to MSb. |                  |                    |
| 1001   | 00 00            | TBLRD *+           |

**FIGURE 4-1: TABLE READ POST-INCREMENT INSTRUCTION TIMING (1001)**




## 4.4 Read Data EEPROM Memory

Data EEPROM is accessed, one byte at a time, via an Address Pointer (register pair: EEADRH:EEADR) and a data latch (EEDATA). Data EEPROM is read by loading EEADRH:EEADR with the desired memory location and initiating a memory read by appropriately configuring the EECON1 register. The data will be loaded into EEDATA, where it may be serially output on PGD via the 4-bit command, '0010' (Shift Out Data Holding register). A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see [Figure 4-4](#)).

The command sequence to read a single byte of data is shown in [Table 4-2](#).

**FIGURE 4-3: READ DATA EEPROM FLOW**




**TABLE 4-2: READ DATA EEPROM MEMORY**

| 4-Bit Command  | Data Payload | Core Instruction              |
|--|--------------|-------------------------------|
| Step 1: Direct access to data EEPROM.                    |              |                               |
| 0000   | 9E A6        | BCF EECON1, EEPGD             |
| 0000   | 9C A6        | BCF EECON1, CFGS              |
| Step 2: Set the data EEPROM Address Pointer.             |              |                               |
| 0000   | 0E <Addr>    | MOVLW <Addr>                  |
| 0000   | 6E A9        | MOVWF EEADR                   |
| 0000   | 0E <AddrH>   | MOVLW <AddrH>                 |
| 0000   | 6E AA        | MOVWF EEADRH                  |
| Step 3: Initiate a memory read.                          |              |                               |
| 0000   | 80 A6        | BSF EECON1, RD                |
| Step 4: Load data into the Serial Data Holding register. |              |                               |
| 0000   | 50 A8        | MOVF EEDATA, W, 0             |
| 0000   | 6E F5        | MOVWF TABLAT                  |
| 0000   | 00 00        | NOP                           |
| 0010   | <MSB><LSB>   | Shift Out Data <sup>(1)</sup> |

**Note 1:** The <LSB> is undefined. The <MSB> is the data.

# PIC18F2XXX/4XXX FAMILY

**FIGURE 4-4: SHIFT OUT DATA HOLDING REGISTER TIMING (0010)**



## 4.5 Verify Data EEPROM

A data EEPROM address may be read via a sequence of core instructions (4-bit command, '0000') and then output on PGD via the 4-bit command, '0010' (TABLAT register). The result may then be immediately compared to the appropriate data in the programmer's memory for verification. Refer to [Section 4.4 "Read Data EEPROM Memory"](#) for implementation details of reading data EEPROM.


## 4.6 Blank Check

The term Blank Check means to verify that the device has no programmed memory cells. All memories must be verified: code memory, data EEPROM, ID locations and Configuration bits. The Device ID registers (3FFFFEh:3FFFFFh) should be ignored.

A "blank" or "erased" memory cell will read as '1'. Therefore, Blank Checking a device merely means to verify that all bytes read as FFh, except the Configuration bits. Unused (reserved) Configuration bits will read '0' (programmed). Refer to [Figure 4-5](#) for blank configuration expect data for the various PIC18F2XXX/4XXX Family devices.

Given that Blank Checking is merely code and data EEPROM verification with FFh expect data, refer to [Section 4.4 "Read Data EEPROM Memory"](#) and [Section 4.2 "Verify Code Memory and ID Locations"](#) for implementation details.

**FIGURE 4-5: BLANK CHECK FLOW**





# PIC18F2XXX/4XXX FAMILY

**TABLE 5-1: CONFIGURATION BITS AND DEVICE IDS**

| File Name                |                       | Bit 7 | Bit 6 | Bit 5                        | Bit 4                 | Bit 3                | Bit 2                | Bit 1   | Bit 0                 | Default/<br>Unprogrammed<br>Value   |
|--------------------------|-----------------------|-------|-------|------------------------------|-----------------------|----------------------|----------------------|---------|-----------------------|---|
| 300000h <sup>(1,8)</sup> | CONFIG1L              | —     | —     | USBDIV                       | CPUDIV1               | CPUDIV0              | PLLDIV2              | PLLDIV1 | PLLDIV0               | --00 0000   |
| 300001h                  | CONFIG1H              | IESO  | FCMEN | —                            | —                     | FOSC3                | FOSC2                | FOSC1   | FOSC0                 | 00-- 0111<br>00-- 0101 <sup>(1,8)</sup>   |
| 300002h                  | CONFIG2L              | —     | —     | —<br>VREGEN <sup>(1,8)</sup> | BORV1                 | BORV0                | BOREN1               | BOREN0  | PWRTEN                | ---1 1111<br>--01 1111 <sup>(1,8)</sup>   |
| 300003h                  | CONFIG2H              | —     | —     | —                            | WDTPS3                | WDTPS2               | WDTPS1               | WDTPS0  | WDTEN                 | ---1 1111   |
| 300005h                  | CONFIG3H              | MCLRE | —     | —                            | —                     | —                    | LPT1OSC              | PBADEN  | CCP2MX <sup>(7)</sup> | 1--- -011 <sup>(7)</sup><br>1--- -01-   |
| 300006h                  | CONFIG4L              | DEBUG | XINST | ICPRT <sup>(1)</sup>         | —                     | —                    | LVP                  | —       | STVREN                | 100- -1-1 <sup>(1)</sup><br>1000 -1-1<br>10-0 -1-1 <sup>(3)</sup><br>100- 01-1 <sup>(8)</sup><br>1000 -1-1 <sup>(2)</sup> |
|                          |                       |       |       | BBSIZ1                       | BBSIZ0                | —                    |                      |         |                       |   |
|                          |                       |       |       | —                            | BBSIZ <sup>(3)</sup>  | —                    |                      |         |                       |   |
|                          |                       |       |       | ICPRT <sup>(8)</sup>         | —                     | BBSIZ <sup>(8)</sup> |                      |         |                       |   |
|                          |                       |       |       | BBSIZ1 <sup>(2)</sup>        | BBSIZ2 <sup>(2)</sup> | —                    |                      |         |                       |   |
| 300008h                  | CONFIG5L              | —     | —     | CP5 <sup>(10)</sup>          | CP4 <sup>(9)</sup>    | CP3 <sup>(4)</sup>   | CP2 <sup>(4)</sup>   | CP1     | CP0                   | --11 1111   |
| 300009h                  | CONFIG5H              | CPD   | CPB   | —                            | —                     | —                    | —                    | —       | —                     | 11-- ----   |
| 30000Ah                  | CONFIG6L              | —     | —     | WRT5 <sup>(10)</sup>         | WRT4 <sup>(9)</sup>   | WRT3 <sup>(4)</sup>  | WRT2 <sup>(4)</sup>  | WRT1    | WRT0                  | --11 1111   |
| 30000Bh                  | CONFIG6H              | WRTD  | WRTB  | WRTC <sup>(5)</sup>          | —                     | —                    | —                    | —       | —                     | 111- ----   |
| 30000Ch                  | CONFIG7L              | —     | —     | EBTR5 <sup>(10)</sup>        | EBTR4 <sup>(9)</sup>  | EBTR3 <sup>(4)</sup> | EBTR2 <sup>(4)</sup> | EBTR1   | EBTR0                 | --11 1111   |
| 30000Dh                  | CONFIG7H              | —     | EBTRB | —                            | —                     | —                    | —                    | —       | —                     | -1-- ----   |
| 3FFFFEh                  | DEVID1 <sup>(6)</sup> | DEV2  | DEV1  | DEV0                         | REV4                  | REV3                 | REV2                 | REV1    | REV0                  | See Table 5-2   |
| 3FFFFFh                  | DEVID2 <sup>(6)</sup> | DEV10 | DEV9  | DEV8                         | DEV7                  | DEV6                 | DEV5                 | DEV4    | DEV3                  | See Table 5-2   |

**Legend:** — = unimplemented. Shaded cells are unimplemented, read as '0'.

**Note 1:** Implemented only on PIC18F2455/2550/4455/4550 and PIC18F2458/2553/4458/4553 devices.

**2:** Implemented on PIC18F2585/2680/4585/4680, PIC18F2682/2685 and PIC18F4682/4685 devices only.

**3:** Implemented on PIC18F2480/2580/4480/4580 devices only.

**4:** These bits are only implemented on specific devices based on available memory. Refer to [Section 2.3 "Memory Maps"](#).

**5:** In PIC18F2480/2580/4480/4580 devices, this bit is read-only in Normal Execution mode; it can be written only in Program mode.

**6:** DEVID registers are read-only and cannot be programmed by the user.

**7:** Implemented on all devices with the exception of the PIC18FXX8X and PIC18F2450/4450 devices.

**8:** Implemented on PIC18F2450/4450 devices only.

**9:** Implemented on PIC18F2682/2685 and PIC18F4682/4685 devices only.

**10:** Implemented on PIC18F2685/4685 devices only.

# PIC18F2XXX/4XXX FAMILY

TABLE 5-2: DEVICE ID VALUES (CONTINUED)

| Device     | Device ID Value |           |
|------------|-----------------|-----------|
|            | DEVID2          | DEVID1    |
| PIC18F4585 | 0Eh             | 101x xxxx |
| PIC18F4610 | 0Ch             | 001x xxxx |
| PIC18F4620 | 0Ch             | 000x xxxx |
| PIC18F4680 | 0Eh             | 100x xxxx |
| PIC18F4682 | 27h             | 010x xxxx |
| PIC18F4685 | 27h             | 011x xxxx |

**Legend:** The 'x's in DEVID1 contain the device revision code.

**Note 1:** DEVID1 bit 4 is used to determine the device type (REV4 = 0).

**Note 2:** DEVID1 bit 4 is used to determine the device type (REV4 = 1).

# PIC18F2XXX/4XXX FAMILY

**TABLE 5-3: PIC18F2XXX/4XXX FAMILY BIT DESCRIPTIONS (CONTINUED)**

| Bit Name                  | Configuration Words | Description  |
|---------------------------|---------------------|--|
| WDTEN                     | CONFIG2H            | Watchdog Timer Enable bit<br>1 = WDT is enabled<br>0 = WDT is disabled (control is placed on the SWDTEN bit)   |
| MCLRE                     | CONFIG3H            | MCLR Pin Enable bit<br>1 = MCLR pin is enabled, RE3 input pin is disabled<br>0 = RE3 input pin is enabled, MCLR pin is disabled  |
| LPT1OSC                   | CONFIG3H            | Low-Power Timer1 Oscillator Enable bit<br>1 = Timer1 is configured for low-power operation<br>0 = Timer1 is configured for high-power operation  |
| PBADEN                    | CONFIG3H            | PORTB A/D Enable bit<br>1 = PORTB A/D<4:0> pins are configured as analog input channels on Reset<br>0 = PORTB A/D<4:0> pins are configured as digital I/O on Reset   |
| PBADEN                    | CONFIG3H            | PORTB A/D Enable bit ( <b>PIC18FXX8X devices only</b> )<br>1 = PORTB A/D<4:0> and PORTB A/D<1:0> pins are configured as analog input channels on Reset<br>0 = PORTB A/D<4:0> pins are configured as digital I/O on Reset                 |
| CCP2MX                    | CONFIG3H            | CCP2 MUX bit<br>1 = CCP2 input/output is multiplexed with RC1 <sup>(2)</sup><br>0 = CCP2 input/output is multiplexed with RB3  |
| DEBUG                     | CONFIG4L            | Background Debugger Enable bit<br>1 = Background debugger is disabled, RB6 and RB7 are configured as general purpose I/O pins<br>0 = Background debugger is enabled, RB6 and RB7 are dedicated to In-Circuit Debug                       |
| XINST                     | CONFIG4L            | Extended Instruction Set Enable bit<br>1 = Instruction set extension and Indexed Addressing mode are enabled<br>0 = Instruction set extension and Indexed Addressing mode are disabled (Legacy mode)                                     |
| ICPRT                     | CONFIG4L            | Dedicated In-Circuit (ICD/ICSP™) Port Enable bit<br>( <b>PIC18F2455/2550/4455/4550, PIC18F2458/2553/4458/4553 and PIC18F2450/4450 devices only</b> )<br>1 = ICPORT is enabled<br>0 = ICPORT is disabled                                  |
| BBSIZ<1:0> <sup>(1)</sup> | CONFIG4L            | Boot Block Size Select bits ( <b>PIC18F2585/2680/4585/4680 devices only</b> )<br>11 = 4K words (8 Kbytes) Boot Block<br>10 = 4K words (8 Kbytes) Boot Block<br>01 = 2K words (4 Kbytes) Boot Block<br>00 = 1K word (2 Kbytes) Boot Block |
| BBSIZ<2:1> <sup>(1)</sup> | CONFIG4L            | Boot Block Size Select bits ( <b>PIC18F2682/2685/4582/4685 devices only</b> )<br>11 = 4K words (8 Kbytes) Boot Block<br>10 = 4K words (8 Kbytes) Boot Block<br>01 = 2K words (4 Kbytes) Boot Block<br>00 = 1K word (2 Kbytes) Boot Block |

**Note 1:** The BBSIZ bits, BBSIZ<1:0> and BBSIZ<2:1> bits, cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

**2:** Not available in PIC18FXX8X and PIC18F2450/4450 devices.

# PIC18F2XXX/4XXX FAMILY

---

## 5.6.3 ID LOCATIONS

Normally, the contents of these locations are defined by the user, but MPLAB® IDE provides the option of writing the device's unprotected 16-bit checksum in the 16 Most Significant bits of the ID locations (see MPLAB IDE Configure/ID Memory" menu). The lower 16 bits are not used and remain clear. This is the sum of all program memory contents and Configuration Words (appropriately masked) before any code protection is enabled.

If the user elects to define the contents of the ID locations, nothing about protected blocks can be known. If the user uses the preprotected checksum, provided by MPLAB IDE, an indirect characteristic of the programmed code is provided.

## 5.6.4 CODE PROTECTION

Blocks that are code-protected read back as all '0's and have no effect on checksum calculations. If any block is code-protected, then the contents of the ID locations are included in the checksum calculation.

All Configuration Words and the ID locations can always be read out normally, even when the device is fully code-protected. Checking the code protection settings in Configuration Words can direct which, if any, of the program memory blocks can be read, and if the ID locations should be used for checksum calculations.

# PIC18F2XXX/4XXX FAMILY

**TABLE 5-5: CONFIGURATION WORD MASKS FOR COMPUTING CHECKSUMS (CONTINUED)**

| Device     | Configuration Word (CONFIGxx) |    |    |    |    |    |    |    |    |    |    |    |    |    |
|------------|-------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|
|            | 1L                            | 1H | 2L | 2H | 3L | 3H | 4L | 4H | 5L | 5H | 6L | 6H | 7L | 7H |
|            | Address (30000xh)             |    |    |    |    |    |    |    |    |    |    |    |    |    |
|            | 0h                            | 1h | 2h | 3h | 4h | 5h | 6h | 7h | 8h | 9h | Ah | Bh | Ch | Dh |
| PIC18F4620 | 00                            | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4680 | 00                            | CF | 1F | 1F | 00 | 86 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4682 | 00                            | CF | 1F | 1F | 00 | 86 | C5 | 00 | 3F | C0 | 3F | E0 | 3F | 40 |
| PIC18F4685 | 00                            | CF | 1F | 1F | 00 | 86 | C5 | 00 | 3F | C0 | 3F | E0 | 3F | 40 |

**Legend:** Shaded cells are unimplemented.