

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4515t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The following devices are included in 28-pin QFN parts:

PIC18F2221PIC18F2321

• PIC18F2410

• PIC18F2420

PIC18F2423PIC18F2450

.


• PIC18F2480

- PIC18F2510
 DIC18F2520
 - PIC18F2520

.

- PIC18F2523
- PIC18F2580
- PIC18F2682
- PIC18F2685

FIGURE 2-2: 28-Pin QFN



The following devices are included in 40-pin PDIP parts:

- PIC18F4221
- PIC18F4321
- PIC18F4410
- PIC18F4420
- PIC18F4423
- PIC18F4450
- PIC18F4458PIC18F4480PIC18F4510

• PIC18F4455

- PIC18F4515PIC18F4520
- PIC18F4523PIC18F4525
- PIC18F4550
- PIC18F4553
- PIC18F4580
- PIC18F4585

- PIC18F4610
- PIC18F4620
- PIC18F4680
- PIC18F4682
- PIC18F4685

•

FIGURE 2-3: 40-P

40-Pin PDIP

MCLR/Vpp/RE3	°	40 RB7/PGD
RAO		39 B RB6/PGC
RA1		38 🗖 RB5/PGM
RA2		37 🗖 RB4
RA3		36 🗖 RB3
RA4	6	35 🗖 RB2
RA5	7	34 🗖 RB1
RE0	8 🎽	33 🗖 RB0
RE1	9 🗙	32 🗍 VDD
RE2		31 🗖 Vss
VDD	11 8	30 🗌 RD7
Vss	12 Ú	29 🗖 RD6
OSC1		28 RD5
OSC2		27 🗖 RD4
RC0		26 🗖 RC7
RC1		25 RC6
RC2		24 C5
RC3		23 RC4
RD0		22 RD3
RD1	20	21 RD2

TABLE 2-2: IMPLEMENTATION OF CODE MEMORY

Device	Code Memory Size (Bytes)
PIC18F2515	
PIC18F2525	
PIC18F2585	
PIC18F4515	000000h-00BFFFh (48K)
PIC18F4525	
PIC18F4585	
PIC18F2610	
PIC18F2620	
PIC18F2680	
PIC18F4610	000000h-00FFFFh (64K)
PIC18F4620	
PIC18F4680	

FIGURE 2-6: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX5X5/X6X0 DEVICES





TABLE 2-4: IMPLEMENTATION OF CODE MEMORY

Device	Code Memory Size (Bytes)
PIC18F2455	
PIC18F2458	
PIC18F4455	000000h-005FFFh (24K)
PIC18F4458	
PIC18F2510	
PIC18F2520	
PIC18F2523	
PIC18F2550	
PIC18F2553	
PIC18F4510	000000h-007FFFh (32K)
PIC18F4520	
PIC18F4523	
PIC18F4550	1
PIC18F4553	

FIGURE 2-8: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX4X5/X4X8/X5X0/X5X3 DEVICES




For PIC18FX4X0/X4X3 devices, the code memory space extends from 000000h to 003FFFh (16 Kbytes) in two 8-Kbyte blocks. Addresses, 000000h through 0003FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

^{© 2010-2015} Microchip Technology Inc.

TABLE 2-5: IMPLEMENTATION OF CODE MEMORY

Device	Code Memory Size (Bytes)
PIC18F2410	
PIC18F2420	
PIC18F2423	
PIC18F2450	000000h-003FFFh (16K)
PIC18F4410	
PIC18F4420	
PIC18F4450	

FIGURE 2-9: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX4X0/X4X3 DEVICES



For PIC18F2480/4480 devices, the code memory space extends from 0000h to 03FFFh (16 Kbytes) in one 16-Kbyte block. For PIC18F2580/4580 devices, the code memory space extends from 0000h to 07FFFh (32 Kbytes) in two 16-Kbyte blocks. Addresses, 0000h through 07FFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

The size of the Boot Block in PIC18F2480/2580/4480/4580 devices can be configured as 1 or 2K words (see Figure 2-10). This is done through the BBSIZ<0> bit in the Configuration register, CONFIG4L. It is important to note that increasing the size of the Boot Block decreases the size of Block 0.

The size of the Boot Block in PIC18F2221/2321/4221/4321 devices can be configured as 256, 512 or 1024 words (see Figure 2-11). This is done through the BBSIZ<1:0> bits in the Configuration register, CONFIG4L (see Figure 2-11). It is important to note that increasing the size of the Boot Block decreases the size of Block 0.

TABLE 2-7: IMPLEMENTATION OF CODE MEMORY

Device	Code Memory Size (Bytes)	
PIC18F2221		
PIC18F4221	— 000000h-000FFFh (4K)	
PIC18F2321		
PIC18F4321	000000h-001FFFh (8K)	

FIGURE 2-11: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18F2221/2321/4221/4321 DEVICES

00000h Code Me	mory		8 Kbytes (PIC18FX321)	MORY SIZE/DEV	4 Kb	oytes FX221)	Ra
IFFFFh				BBSIZ<1:0>			
		11/10	01	00	11/10/01	00	
Unimplem Read a		Boot Block*	Boot Block* 512 words	Boot Block* 256 words	Boot Block* 512 words	Boot Block* 256 words	000
incau a	3 0	1K word			Block 0 0.5K words	Block 0 0.75K words	000
00000h	10h	Block 0 1K word	Block 0 1.5K words	Block 0 1.75K words	Block 1 1K word		000
Configur and I Spac	D		Block 1 2K words			emented s all '0's	000
FFFFh			Unimplemented Reads all '0's				001 002 1FF

2.5 Entering and Exiting High-Voltage ICSP Program/Verify Mode

As shown in <u>Figure 2-14</u>, the High-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low and then raising MCLR/VPP/RE3 to VIHH (high voltage). Once in this mode, the code memory, data EEPROM (selected devices only, see **Section 3.3 "Data EEPROM Programming"**), ID locations and Configuration bits can be accessed and programmed in serial fashion. Figure 2-15 shows the exit sequence.

The sequence that enters the device into the Program/Verify mode places all unused I/Os in the high-impedance state.

FIGURE 2-14: ENTERING HIGH-VOLTAGE PROGRAM/VERIFY MODE





FIGURE 2-15: EXITING HIGH-VOLTAGE PROGRAM/VERIFY MODE



2.7 Serial Program/Verify Operation

The PGC pin is used as a clock input pin and the PGD pin is used for entering command bits and data input/output during serial operation. Commands and data are transmitted on the rising edge of PGC, latched on the falling edge of PGC and are Least Significant bit (LSb) first.

2.7.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, PGC is cycled four times. The commands needed for programming and verification are shown in Table 2-8.

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in Table 2-9. The 4-bit command is shown Most Significant bit (MSb) first. The command operand, or "Data Payload", is shown as <MSB><LSB>. Figure 2-18 demonstrates how to serially present a 20-bit command/operand to the device.

2.7.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to set up registers as appropriate for use with other commands.

TABLE 2-8: COMMANDS FOR PROGRAMMING

Description	4-Bit Command
Core Instruction (Shift in16-bit instruction)	0000
Shift Out TABLAT Register	0010
Table Read	1000
Table Read, Post-Increment	1001
Table Read, Post-Decrement	1010
Table Read, Pre-Increment	1011
Table Write	1100
Table Write, Post-Increment by 2	1101
Table Write, Start Programming, Post-Increment by 2	1110
Table Write, Start Programming	1111

TABLE 2-9: SAMPLE COMMAND SEQUENCE

4-Bit Command	Data Payload	Core Instruction
1101	3C 40	Table Write,
		post-increment by 2


3.1.2 LOW-VOLTAGE ICSP BULK ERASE

When using low-voltage ICSP, the part must be supplied by the voltage specified in Parameter D111 if a Bulk Erase is to be executed. All other Bulk Erase details, as described above, apply.

If it is determined that a program memory erase must be performed at a supply voltage below the Bulk Erase limit, refer to the erase methodology described in Section 3.1.3 "ICSP Row Erase" and Section 3.2.1 "Modifying Code Memory".

If it is determined that a data EEPROM erase (selected devices only, see Section 3.3 "Data EEPROM Programming") must be performed at a supply voltage below the Bulk Erase limit, follow the methodology described in Section 3.3 "Data EEPROM Programming" and write '1's to the array.





3.1.3 ICSP ROW ERASE

Regardless of whether high or low-voltage ICSP is used, it is possible to erase one row (64 bytes of data), provided the block is not code or write-protected. Rows are located at static boundaries, beginning at program memory address, 000000h, extending to the internal program memory limit (see Section 2.3 "Memory Maps").

The Row Erase duration is externally timed and is controlled by PGC. After the WR bit in EECON1 is set, a NOP is issued, where the 4th PGC is held high for the duration of the programming time, P9.

After PGC is brought low, the programming sequence is terminated. PGC must be held low for the time specified by Parameter P10 to allow high-voltage discharge of the memory array.


The code sequence to Row Erase a PIC18F2XXX/4XXX Family device is shown in Table 3-3. The flowchart, shown in Figure 3-3, depicts the logic necessary to completely erase a PIC18F2XXX/4XXX Family device. The timing diagram that details the Start Programming command and Parameters P9 and P10 is shown in Figure 3-5.


Note: The TBLPTR register can point to any byte within the row intended for erase.

4-Bit Command	Data Payload	Core Instruction		
Step 1: Direct acc	cess to code memory an	d enable writes.		
0000	8E A6 9C A6	BSF EECON1, EEPGD BCF EECON1, CFGS		
Step 2: Load write	e buffer.			
0000 0000 0000 0000 0000 0000 Step 3: Repeat fo	0E <addr[21:16]> 6E F8 0E <addr[15:8]> 6E F7 0E <addr[7:0]> 6E F6 r all but the last two byte</addr[7:0]></addr[15:8]></addr[21:16]>	MOVLW <addr[21:16]> MOVWF TBLPTRU MOVUW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL</addr[7:0]></addr[15:8]></addr[21:16]>		
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.		
Step 4: Load write buffer for last two bytes.				
1111 0000	<msb><lsb></lsb></msb>	Write 2 bytes and start programming. NOP - hold PGC high for time P9 and low for time P10.		
To continue writing data, repeat Steps 2 through 4, where the Address Pointer is incremented by 2 at each iteration of the loop.				

TABLE 3-5: WRITE CODE MEMORY CODE SEQUENCE







3.4 ID Location Programming

The ID locations are programmed much like the code memory. The ID registers are mapped in addresses, 200000h through 200007h. These locations read out normally even after code protection.

Note: The user only needs to fill the first 8 bytes of the write buffer in order to write the ID locations.

Table 3-8 demonstrates the code sequence required to write the ID locations.

In order to modify the ID locations, refer to the methodology described in **Section 3.2.1** "**Modifying Code Memory**". As with code memory, the ID locations must be erased before being modified.

TABLE 3-8: WRITE ID SEQUENCE

4-Bit Command	Data Payload	Core Instruction
Step 1: Direct acc	ess to code memory and en	able writes.
0000	8E A6 9C A6	BSF EECON1, EEPGD BCF EECON1, CFGS
Step 2: Load write	e buffer with 8 bytes and writ	e.
0000 0000 0000 0000 1101 1101 1101 1111 0000	0E 20 6E F8 0E 00 6E F7 0E 00 6E F6 <msb><lsb> <msb><lsb> <msb><lsb> <msb><lsb></lsb></msb></lsb></msb></lsb></msb></lsb></msb>	MOVLW 20h MOVWF TBLPTRU MOVWF TBLPTRH MOVWF TBLPTRH MOVWF TBLPTRL Write 2 bytes and post-increment address by 2. Write 2 bytes and post-increment address by 2. Write 2 bytes and post-increment address by 2. Write 2 bytes and start programming. NOP - hold PGC high for time P9 and low for time P10.

3.5 Boot Block Programming

The code sequence detailed in Table 3-5 should be used, except that the address used in "Step 2" will be in the range of 000000h to 0007FFh.

3.6 Configuration Bits Programming

Unlike code memory, the Configuration bits are programmed a byte at a time. The Table Write, Begin Programming 4-bit command ('1111') is used, but only eight bits of the following 16-bit payload will be written. The LSB of the payload will be written to even addresses and the MSB will be written to odd addresses. The code sequence to program two consecutive configuration locations is shown in Table 3-9.

Note: The address must be explicitly written for each byte programmed. The addresses can not be incremented in this mode.

4.0 READING THE DEVICE

4.1 Read Code Memory, ID Locations and Configuration Bits

Code memory is accessed, one byte at a time, via the 4-bit command, '1001' (Table Read, post-increment). The contents of memory pointed to by the Table Pointer (TBLPTRU:TBLPTRH:TBLPTRL) are serially output on PGD.


The 4-bit command is shifted in, LSb first. The read is executed during the next eight clocks, then shifted out on PGD during the last eight clocks, LSb to MSb. A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see Figure 4-1). This operation also increments the Table Pointer by one, pointing to the next byte in code memory for the next read.

This technique will work to read any memory in the 000000h to 3FFFFFh address space, so it also applies to the reading of the ID and Configuration registers.

4-Bit Command	Data Payload	Core Instruction			
Step 1: Set Table	Pointer.				
0000 0000 0000 0000 0000 0000	<pre>0E <addr[21:16]> 6E F8 0E <addr[15:8]> 6E F7 0E <addr[7:0]> 6E F6</addr[7:0]></addr[15:8]></addr[21:16]></pre>	MOVLW Addr[21:16] MOVWF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL</addr[7:0]></addr[15:8]>			
Step 2: Read mer	Step 2: Read memory and then shift out on PGD, LSb to MSb.				
1001	00 00	TBLRD *+			

 TABLE 4-1:
 READ CODE MEMORY SEQUENCE





4.2 Verify Code Memory and ID Locations

The verify step involves reading back the code memory space and comparing it against the copy held in the programmer's buffer. Memory reads occur a single byte at a time, so two bytes must be read to compare against the word in the programmer's buffer. Refer to Section 4.1 "Read Code Memory, ID Locations and Configuration Bits" for implementation details of reading code memory.

The Table Pointer must be manually set to 200000h (base address of the ID locations) once the code memory has been verified. The post-increment feature of the Table Read 4-bit command may not be used to increment the Table Pointer beyond the code memory space. In a 64-Kbyte device, for example, a post-increment read of address, FFFFh, will wrap the Table Pointer back to 000000h, rather than point to the unimplemented address, 010000h.





FIGURE 4-2: VERIFY CODE MEMORY FLOW

4.3 Verify Configuration Bits

A configuration address may be read and output on PGD via the 4-bit command, '1001'. Configuration data is read and written in a byte-wise fashion, so it is not necessary to merge two bytes into a word prior to a compare. The result may then be immediately compared to the appropriate configuration data in the programmer's memory for verification. Refer to **Section 4.1 "Read Code Memory, ID Locations and Configuration Bits**" for implementation details of reading configuration data.



4.5 Verify Data EEPROM

A data EEPROM address may be read via a sequence of core instructions (4-bit command, '0000') and then output on PGD via the 4-bit command, '0010' (TABLAT register). The result may then be immediately compared to the appropriate data in the programmer's memory for verification. Refer to **Section 4.4** "**Read Data EEPROM Memory**" for implementation details of reading data EEPROM.

4.6 Blank Check

The term Blank Check means to verify that the device has no programmed memory cells. All memories must be verified: code memory, data EEPROM, ID locations and Configuration bits. The Device ID registers (3FFFFEh:3FFFFh) should be ignored.

A "blank" or "erased" memory cell will read as '1'. Therefore, Blank Checking a device merely means to verify that all bytes read as FFh, except the Configuration bits. Unused (reserved) Configuration bits will read '0' (programmed). Refer to Figure 4-5 for blank configuration expect data for the various PIC18F2XXX/4XXX Family devices.

Given that Blank Checking is merely code and data EEPROM verification with FFh expect data, refer to Section 4.4 "Read Data EEPROM Memory" and Section 4.2 "Verify Code Memory and ID Locations" for implementation details.






TABLE 5-2: DEVICE ID VALUES (CONTINUED)

Device	Device ID Value						
Device	DEVID2	DEVID1					
PIC18F4585	0Eh	101x xxxx					
PIC18F4610	0Ch	001x xxxx					
PIC18F4620	0Ch	000x xxxx					
PIC18F4680	0Eh	100x xxxx					
PIC18F4682	27h	010x xxxx					
PIC18F4685	27h	011x xxxx					

Legend: The 'x's in DEVID1 contain the device revision code.

Note 1: DEVID1 bit 4 is used to determine the device type (REV4 = 0).

2: DEVID1 bit 4 is used to determine the device type (REV4 = 1).

TABLE 5-3: PIC18F2XXX/4XXX FAMILY BIT DESCRIPTIONS (CONTINUED)

Bit Name	Configuration Words	Description
PLLDIV<2:0>	CONFIG1L	Oscillator Selection bits (PIC18F2455/2550/4455/4550, PIC18F2458/2553/4458/4553 and PIC18F2450/4450 devices only)
		Divider must be selected to provide a 4 MHz input into the 96 MHz PLL: 111 = Oscillator divided by 12 (48 MHz input) 110 = Oscillator divided by 10 (40 MHz input) 101 = Oscillator divided by 6 (24 MHz input) 100 = Oscillator divided by 5 (20 MHz input) 011 = Oscillator divided by 4 (16 MHz input) 010 = Oscillator divided by 3 (12 MHz input) 001 = Oscillator divided by 2 (8 MHz input) 000 = No divide – oscillator used directly (4 MHz input)
VREGEN	CONFIG2L	USB Voltage Regulator Enable bit (PIC18F2455/2550/4455/4550, PIC18F2458/2553/4458/4553 and PIC18F2450/4450 devices only) 1 = USB voltage regulator is enabled
BORV<1:0>	CONFIG2L	0 = USB voltage regulator is disabled Brown-out Reset Voltage bits 11 = VBOR is set to 2.0V 10 = VBOR is set to 2.7V 01 = VBOR is set to 4.2V 00 = VBOR is set to 4.5V
BOREN<1:0>	CONFIG2L	 Brown-out Reset Enable bits 11 = Brown-out Reset is enabled in hardware only (SBOREN is disabled) 10 = Brown-out Reset is enabled in hardware only and disabled in Sleep mode SBOREN is disabled) 01 = Brown-out Reset is enabled and controlled by software (SBOREN is enabled) 00 = Brown-out Reset is disabled in hardware and software
PWRTEN	CONFIG2L	Power-up Timer Enable bit 1 = PWRT is disabled 0 = PWRT is enabled
WDPS<3:0>	CONFIG2H	Watchdog Timer Postscaler Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2
		0000 = 1:1 000 = 1:1

Note 1: The BBSIZ bits, BBSIZ<1:0> and BBSIZ<2:1> bits, cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

2: Not available in PIC18FXX8X and PIC18F2450/4450 devices.

Bit Name Configuratio Words		Description					
WDTEN	CONFIG2H	Watchdog Timer Enable bit					
		1 = WDT is enabled					
		0 = WDT is disabled (control is placed on the SWDTEN bit)					
MCLRE	CONFIG3H	MCLR Pin Enable bit					
		$1 = \overline{MCLR}$ pin is enabled, RE3 input pin is disabled					
		0 = RE3 input pin is enabled, MCLR pin is disabled					
LPT1OSC	CONFIG3H	Low-Power Timer1 Oscillator Enable bit					
		1 = Timer1 is configured for low-power operation					
		0 = Timer1 is configured for high-power operation					
PBADEN	CONFIG3H	PORTB A/D Enable bit					
		1 = PORTB A/D<4:0> pins are configured as analog input channels on Reset					
		0 = PORTB A/D<4:0> pins are configured as digital I/O on Reset					
PBADEN	CONFIG3H	PORTB A/D Enable bit (PIC18FXX8X devices only)					
		1 = PORTB A/D<4:0> and PORTB A/D<1:0> pins are configured as analog input channels on Reset					
		0 = PORTB A/D<4:0> pins are configured as digital I/O on Reset					
CCP2MX	CONFIG3H	CCP2 MUX bit					
		1 = CCP2 input/output is multiplexed with RC1 ⁽²⁾					
		0 = CCP2 input/output is multiplexed with RB3					
DEBUG	CONFIG4L	Background Debugger Enable bit					
		1 = Background debugger is disabled, RB6 and RB7 are configured as general					
		purpose I/O pins					
		0 = Background debugger is enabled, RB6 and RB7 are dedicated to In-Circuit					
		Debug					
XINST	CONFIG4L	Extended Instruction Set Enable bit					
		 1 = Instruction set extension and Indexed Addressing mode are enabled 0 = Instruction set extension and Indexed Addressing mode are disabled 					
		(Legacy mode)					
ICPRT	CONFIG4L	Dedicated In-Circuit (ICD/ICSP™) Port Enable bit					
		(PIC18F2455/2550/4455/4550, PIC18F2458/2553/4458/4553 and					
		PIC18F2450/4450 devices only)					
		1 = ICPORT is enabled					
		0 = ICPORT is disabled					
BBSIZ<1:0> ⁽¹⁾	CONFIG4L	Boot Block Size Select bits (PIC18F2585/2680/4585/4680 devices only)					
		11 = 4K words (8 Kbytes) Boot Block					
		10 = 4K words (8 Kbytes) Boot Block					
		01 = 2K words (4 Kbytes) Boot Block 00 = 1K word (2 Kbytes) Boot Block					
BBSIZ<2:1> ⁽¹⁾	CONFIG4L	Boot Block Size Select bits (PIC18F2682/2685/4582/4685 devices only)					
		11 = 4K words (8 Kbytes) Boot Block					
		10 = 4K words (8 Kbytes) Boot Block					
		01 = 2K words (4 Kbytes) Boot Block					
		00 = 1K word (2 Kbytes) Boot Block					

TABLE 5-3: PIC18F2XXX/4XXX FAMILY BIT DESCRIPTIONS (CONTINUED)

Note 1: The BBSIZ bits, BBSIZ<1:0> and BBSIZ<2:1> bits, cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

2: Not available in PIC18FXX8X and PIC18F2450/4450 devices.

Bit Name	Configuration Words	Description
WRT5	CONFIG6L	Write Protection bit (Block 5 code memory area) (PIC18F2685 and PIC18F4685 devices only)
		1 = Block 5 is not write-protected0 = Block 5 is write-protected
WRT4	CONFIG6L	Write Protection bit (Block 4 code memory area) (PIC18F2682/2685 and PIC18F4682/4685 devices only)
		1 = Block 4 is not write-protected0 = Block 4 is write-protected
WRT3	CONFIG6L	Write Protection bit (Block 3 code memory area)
		1 = Block 3 is not write-protected
		0 = Block 3 is write-protected
WRT2	CONFIG6L	Write Protection bit (Block 2 code memory area)
		1 = Block 2 is not write-protected0 = Block 2 is write-protected
WRT1	CONFIG6L	Write Protection bit (Block 1 code memory area)
		1 = Block 1 is not write-protected0 = Block 1 is write-protected
WRT0	CONFIG6L	Write Protection bit (Block 0 code memory area)
		1 = Block 0 is not write-protected
		0 = Block 0 is write-protected
WRTD	CONFIG6H	Write Protection bit (Data EEPROM)
		 1 = Data EEPROM is not write-protected 0 = Data EEPROM is write-protected
WRTB	CONFIG6H	Write Protection bit (Boot Block memory area)
		1 = Boot Block is not write-protected
		0 = Boot Block is write-protected
WRTC	CONFIG6H	Write Protection bit (Configuration registers)
		1 = Configuration registers are not write-protected
		0 = Configuration registers are write-protected
EBTR5	CONFIG7L	Table Read Protection bit (Block 5 code memory area) (PIC18F2685 and PIC18F4685 devices only)
		 1 = Block 5 is not protected from Table Reads executed in other blocks 0 = Block 5 is protected from Table Reads executed in other blocks
EBTR4	CONFIG7L	Table Read Protection bit (Block 4 code memory area) (PIC18F2682/2685 and PIC18F4682/4685 devices only)
		 1 = Block 4 is not protected from Table Reads executed in other blocks 0 = Block 4 is protected from Table Reads executed in other blocks
EBTR3	CONFIG7L	Table Read Protection bit (Block 3 code memory area)
		 1 = Block 3 is not protected from Table Reads executed in other blocks 0 = Block 3 is protected from Table Reads executed in other blocks
EBTR2	CONFIG7L	Table Read Protection bit (Block 2 code memory area)
		1 = Block 2 is not protected from Table Reads executed in other blocks
		0 = Block 2 is protected from Table Reads executed in other blocks
EBTR1	CONFIG7L	Table Read Protection bit (Block 1 code memory area)
		 1 = Block 1 is not protected from Table Reads executed in other blocks 0 = Block 1 is protected from Table Reads executed in other blocks

TABLE 5-3:	PIC18F2XXX/4XXX FAMILY BIT DESCRIPTIONS ((CONTINUED)

Note 1: The BBSIZ bits, BBSIZ<1:0> and BBSIZ<2:1> bits, cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

2: Not available in PIC18FXX8X and PIC18F2450/4450 devices.

	Memory		Ending Address					Size (Bytes)					
Device	Size (Bytes)	Pins	Boot Block	Block 0	Block 1	Block 2	Block 3	Block 4	Block 5	Boot Block	Block 0	Remaining Blocks	Device Total
PIC18F2221	4K	28	0001FF 0003FF	0007FF	000FFF	_	_	_	_	512 1024	1536 1024	2048	4096
			0001FF							512	3584		
PIC18F2321	8K	28	0003FF	000FFF	001FFF				_	1024	3072	4096	8192
1 10 101 2021	OIX	20	0007FF	000111	001111					2048	2048	4030	
PIC18F2410	16K	28	0007FF	001FFF	003FFF			_	_	2048	6144	8192	16384
PIC18F2420	16K	28	0007FF	001FFF	003FFF	_		_		2048	6144	8192	16384
PIC18F2423	16K	28	0007FF	001FFF	003FFF	_		_		2048	6144	8192	16384
1101012120	TOIL	20	0007FF	001111	000111					2048	6144	0102	10001
PIC18F2450	16K	28	000FFF	001FFF	003FFF	—	—	—	—	4096	4096	8192	16384
PIC18F2455	24K	28	0007FF	001FFF	003FFF	005FFF		_		2048	6144	16384	24576
PIC18F2458	24K	28	0007FF	001FFF	003FFF	005FFF				2048	6144	16384	24576
1101012400	241	20	0007FF	001111	005111	005111				2040	6144	10304	24070
PIC18F2480	16K	28	000FFF	001FFF	003FFF	_	_	_	—	4096	4096	8192	16384
PIC18F2510	32K	28	0007FF	001FFF	003FFF	005FFF	007FFF	_		2048	6144	24576	32768
PIC18F2515	48K	28	0007FF	003FFF	007FFF	00BFFF	007111			2040	14336	32768	49152
PIC18F2520	32K	28	0007FF	003FFF	003FFF	005FFF	 007FFF		_	2040	14336	16384	32768
PIC18F2523	32K	28	0007FF	001FFF	003FFF	005FFF	007FFF			2048	14336	16384	32768
		28 28	0007FF	003FFF	003FFF	005FFF	007FFF				14336		49152
PIC18F2525	48K	28								2048		32768	
PIC18F2550	32K		0007FF	001FFF	003FFF	005FFF	007FFF			2048	6144	24576	32768
PIC18F2553	32K	28	0007FF	001FFF 001FFF	003FFF 003FFF	005FFF	007FFF 007FFF		_	2048	6144	24576 24576	32768 32768
PIC18F2580	32K	28	0007FF 000FFF			005FFF				2048	6144		
										4096	4096		
	4016	00	0007FF	-	007666	00BFFF	_	_	_	2048	14336	32768	49152
PIC18F2585	48K	28	000FFF	003FFF	007FFF					4096	12288		
	0.414	00	001FFF	000555	007555	000555	005555			8192	8192	40450	05500
PIC18F2610	64K	28	0007FF	003FFF	007FFF	00BFFF	00FFFF			2048	14336	49152	65536
PIC18F2620	64K	28	0007FF	003FFF	007FFF	00BFFF	00FFFF			2048	14336	49152	65536
	0.414		0007FF	0005555	007555	000555				2048	14336	40450	05500
PIC18F2680	64K	28	000FFF	003FFF	007FFF	00BFFF	00FFFF	_	_	4096	12288	49152	65536
			001FFF							8192	8192		
DIO 40 D 0000	0.01/		0007FF		007555			040555		2048	14336	05500	
PIC18F2682	80K	28	000FFF	003FFF	007666	00BFFF	00FFFF	013FFF	—	4096	12288	65536	81920
			001FFF							8192	8192		
	0.01/		0007FF		007555				017FFF	2048	14336	81920	98304
PIC18F2685	96K	28	000FFF	003FFF	007666	00BFFF	006666	013FFF		4096	12288		
			001FFF							8192	8192		
PIC18F4221	4K	40	0001FF	0007FF	000FFF	_	_	—	—	512	1536	2048	4096
			0003FF							1024	1024		
PIC18F4321	014	10	0001FF		004555					512	3584	4096	8192
	8K	40	0003FF	000FFF	001FFF	—	—	—	—	1024	3072		
	4014	4.5	0007FF	004555	000					2048	2048	0400	4000
PIC18F4410	16K	40	0007FF	001FFF						2048	6144	8192	16384
PIC18F4420	16K	40	0007FF	001FFF				—	—	2048	6144	8192	16384
PIC18F4423	16K	40	0007FF	001FFF	003FFF			—	—	2048	6144	8192	16384
PIC18F4450	16K	40	0007FF	001FFF	003FFF	_	_	—	_	2048	6144	8192	16384
			000FFF							4096	4096		

TABLE 5-4: DEVICE BLOCK LOCATIONS AND SIZES

Legend: — = unimplemented.

6.0 AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE (CONTINUED)

	Standard Operating Conditions Operating Temperature: 25°C is recommended							
Param No.	Sym	Characteristic	Min	Max	Units	Conditions		
P11A	Tdrwt	Data Write Polling Time	4	—	ms			
P12	THLD2	Input Data Hold Time from MCLR/VPP/RE3 ↑	2	_	μS			
P13	TSET2	VDD ↑ Setup Time to MCLR/VPP/RE3 ↑	100	_	ns	(Note 2)		
P14	TVALID	Data Out Valid from PGC ↑	10	—	ns			
P15	TSET3	PGM [↑] Setup Time to MCLR/VPP/RE3 [↑]	2	—	μS	(Note 2)		
P16	TDLY8	Delay Between Last PGC \downarrow and $\overline{\mathrm{MCLR}}/\mathrm{VPP}/\mathrm{RE3}\downarrow$	0	_	S			
P17	THLD3	MCLR/VPP/RE3 ↓ to VDD ↓	_	100	ns			
P18	THLD4	MCLR/VPP/RE3 ↓ to PGM ↓	0	_	s			

Note 1: Do not allow excess time when transitioning MCLR between VIL and VIHH. This can cause spurious program executions to occur. The maximum transition time is:

1 TCY + TPWRT (if enabled) + 1024 TOSC (for LP, HS, HS/PLL and XT modes only) +

2 ms (for HS/PLL mode only) + 1.5 μs (for EC mode only)

where TCY is the instruction cycle time, TPWRT is the Power-up Timer period and TOSC is the oscillator period. For specific values, refer to the Electrical Characteristics section of the device data sheet for the particular device.

2: When ICPRT = 1, this specification also applies to ICVPP.

3: At 0°C-50°C.