

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4510-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The following devices are included in 28-pin QFN parts:

PIC18F2221PIC18F2321

• PIC18F2410

• PIC18F2420

PIC18F2423PIC18F2450

.


• PIC18F2480

- PIC18F2510
 DIC18F2520
 - PIC18F2520

.

- PIC18F2523
- PIC18F2580
- PIC18F2682
- PIC18F2685

FIGURE 2-2: 28-Pin QFN



The following devices are included in 40-pin PDIP parts:

- PIC18F4221
- PIC18F4321
- PIC18F4410
- PIC18F4420
- PIC18F4423
- PIC18F4450
- PIC18F4458PIC18F4480PIC18F4510

• PIC18F4455

- PIC18F4515PIC18F4520
- PIC18F4523PIC18F4525
- PIC18F4550
- PIC18F4553
- PIC18F4580
- PIC18F4585

- PIC18F4610
- PIC18F4620
- PIC18F4680
- PIC18F4682
- PIC18F4685

•

FIGURE 2-3: 40-P

40-Pin PDIP


MCLR/Vpp/RE3	°	40 RB7/PGD
RAO		39 B RB6/PGC
RA1		38 🗖 RB5/PGM
RA2		37 🗖 RB4
RA3		36 🗖 RB3
RA4	6	35 🗖 RB2
RA5	7	34 🗖 RB1
RE0	8 🎽	33 🗖 RB0
RE1	9 🗙	32 🗍 VDD
RE2		31 🗖 Vss
VDD	11 8	30 🗌 RD7
Vss	12 Ú	29 🗖 RD6
OSC1		28 RD5
OSC2		27 🗖 RD4
RC0		26 🗖 RC7
RC1		25 RC6
RC2		24 C5
RC3		23 RC4
RD0		22 RD3
RD1	20	21 RD2

The following devices are included in 44-pin TQFP parts:

- PIC18F4221
- PIC18F4321
- PIC18F4410
- PIC18F4420
- PIC18F4423
- PIC18F4450
- PIC18F4455
- PIC18F4458
- PIC18F4480
- PIC18F4510
- PIC18F4520
- PIC18F4515

PIC18F4523

- PIC18F4525
- PIC18F4550
- PIC18F4553
- PIC18F4580
- PIC18F4585
- PIC18F4610
- PIC18F4620
- PIC18F4680
- PIC18F4682
- PIC18F4685



For PIC18F2685/4685 devices, the code memory space extends from 0000h to 017FFFh (96 Kbytes) in five 16-Kbyte blocks. For PIC18F2682/4682 devices, the code memory space extends from 0000h to 0013FFFh (80 Kbytes) in four 16-Kbyte blocks. Addresses, 0000h through 0FFFh, however, define a "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

The size of the Boot Block in PIC18F2685/4685 and PIC18F2682/4682 devices can be configured as 1, 2 or 4K words (see Figure 2-7). This is done through the BBSIZ<2:1> bits in the Configuration register, CONFIG4L. It is important to note that increasing the size of the Boot Block decreases the size of Block 0.


	TABLE 2-3:	IMPLEMENTATION OF CODE MEMORY
--	------------	-------------------------------

Device	Code Memory Size (Bytes)	
PIC18F2682	000000h 012EEEh (80K)	
PIC18F4682	- 000000h-013FFFh (80K)	
PIC18F2685		
PIC18F4685	000000h-017FFFh (96K)	

TABLE 2-6:IMPLEMENTATION OF CODE MEMORY

Device	Code Memory Size (Bytes)
PIC18F2480	
PIC18F4480	000000h-003FFFh (16K)
PIC18F2580	000000h 007EEEh (22K)
PIC18F4580	— 000000h-007FFFh (32K)

FIGURE 2-10: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18F2480/2580/4480/4580 DEVICES



For PIC18F2221/4221 devices, the code memory space extends from 0000h to 00FFFh (4 Kbytes) in one 4-Kbyte block. For PIC18F2321/4321 devices, the code memory space extends from 0000h to 01FFFh (8 Kbytes) in two 4-Kbyte blocks. Addresses, 0000h through 07FFh, however, define a variable "Boot Block" region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

2.5 Entering and Exiting High-Voltage ICSP Program/Verify Mode

As shown in <u>Figure 2-14</u>, the High-Voltage ICSP Program/Verify mode is entered by holding PGC and PGD low and then raising MCLR/VPP/RE3 to VIHH (high voltage). Once in this mode, the code memory, data EEPROM (selected devices only, see **Section 3.3 "Data EEPROM Programming"**), ID locations and Configuration bits can be accessed and programmed in serial fashion. Figure 2-15 shows the exit sequence.

The sequence that enters the device into the Program/Verify mode places all unused I/Os in the high-impedance state.

FIGURE 2-14: ENTERING HIGH-VOLTAGE PROGRAM/VERIFY MODE





FIGURE 2-15: EXITING HIGH-VOLTAGE PROGRAM/VERIFY MODE



2.7 Serial Program/Verify Operation

The PGC pin is used as a clock input pin and the PGD pin is used for entering command bits and data input/output during serial operation. Commands and data are transmitted on the rising edge of PGC, latched on the falling edge of PGC and are Least Significant bit (LSb) first.

2.7.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, PGC is cycled four times. The commands needed for programming and verification are shown in Table 2-8.

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in Table 2-9. The 4-bit command is shown Most Significant bit (MSb) first. The command operand, or "Data Payload", is shown as <MSB><LSB>. Figure 2-18 demonstrates how to serially present a 20-bit command/operand to the device.

2.7.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to set up registers as appropriate for use with other commands.

TABLE 2-8: COMMANDS FOR PROGRAMMING

Description	4-Bit Command
Core Instruction (Shift in16-bit instruction)	0000
Shift Out TABLAT Register	0010
Table Read	1000
Table Read, Post-Increment	1001
Table Read, Post-Decrement	1010
Table Read, Pre-Increment	1011
Table Write	1100
Table Write, Post-Increment by 2	1101
Table Write, Start Programming, Post-Increment by 2	1110
Table Write, Start Programming	1111

TABLE 2-9: SAMPLE COMMAND SEQUENCE

4-Bit Command	Data Payload	Core Instruction
1101	3C 40	Table Write,
		post-increment by 2

3.0 DEVICE PROGRAMMING

Programming includes the ability to erase or write the various memory regions within the device.

In all cases, except high-voltage ICSP Bulk Erase, the EECON1 register must be configured in order to operate on a particular memory region.

When using the EECON1 register to act on code memory, the EEPGD bit must be set (EECON1<7> = 1) and the CFGS bit must be cleared (EECON1<6> = 0). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort (e.g., erases) and this must be done prior to initiating a write sequence. The FREE bit must be set (EECON1<4> = 1) in order to erase the program space being pointed to by the Table Pointer. The erase or write sequence is initiated by setting the WR bit (EECON1<1> = 1). It is strongly recommended that the WREN bit only be set immediately prior to a program erase.

3.1 ICSP Erase

3.1.1 HIGH-VOLTAGE ICSP BULK ERASE

Erasing code or data EEPROM is accomplished by configuring two Bulk Erase Control registers located at 3C0004h and 3C0005h. Code memory may be erased, portions at a time, or the user may erase the entire device in one action. Bulk Erase operations will also clear any code-protect settings associated with the memory block being erased. Erase options are detailed in Table 3-1. If data EEPROM is code-protected (CPD = 0), the user must request an erase of data EEPROM (e.g., 0084h as shown in Table 3-1).

Description	Data (3C0005h:3C0004h)
Chip Erase	3F8Fh
Erase Data EEPROM ⁽¹⁾	0084h
Erase Boot Block	0081h
Erase Configuration Bits	0082h
Erase Code EEPROM Block 0	0180h
Erase Code EEPROM Block 1	0280h
Erase Code EEPROM Block 2	0480h
Erase Code EEPROM Block 3	0880h
Erase Code EEPROM Block 4	1080h
Erase Code EEPROM Block 5	2080h

TABLE 3-1: BULK ERASE OPTIONS

Note 1: Selected devices only, see Section 3.3 "Data EEPROM Programming".

The actual Bulk Erase function is a self-timed operation. Once the erase has started (falling edge of the 4th PGC after the NOP command), serial execution will cease until the erase completes (Parameter P11). During this time, PGC may continue to toggle but PGD must be held low.

The code sequence to erase the entire device is shown in Table and the flowchart is shown in Figure 3-1.

Note: A Bulk Erase is the only way to reprogram code-protect bits from an ON state to an OFF state.


3.1.2 LOW-VOLTAGE ICSP BULK ERASE

When using low-voltage ICSP, the part must be supplied by the voltage specified in Parameter D111 if a Bulk Erase is to be executed. All other Bulk Erase details, as described above, apply.

If it is determined that a program memory erase must be performed at a supply voltage below the Bulk Erase limit, refer to the erase methodology described in Section 3.1.3 "ICSP Row Erase" and Section 3.2.1 "Modifying Code Memory".

If it is determined that a data EEPROM erase (selected devices only, see Section 3.3 "Data EEPROM Programming") must be performed at a supply voltage below the Bulk Erase limit, follow the methodology described in Section 3.3 "Data EEPROM Programming" and write '1's to the array.





3.1.3 ICSP ROW ERASE

Regardless of whether high or low-voltage ICSP is used, it is possible to erase one row (64 bytes of data), provided the block is not code or write-protected. Rows are located at static boundaries, beginning at program memory address, 000000h, extending to the internal program memory limit (see Section 2.3 "Memory Maps").

The Row Erase duration is externally timed and is controlled by PGC. After the WR bit in EECON1 is set, a NOP is issued, where the 4th PGC is held high for the duration of the programming time, P9.

After PGC is brought low, the programming sequence is terminated. PGC must be held low for the time specified by Parameter P10 to allow high-voltage discharge of the memory array.

The code sequence to Row Erase a PIC18F2XXX/4XXX Family device is shown in Table 3-3. The flowchart, shown in Figure 3-3, depicts the logic necessary to completely erase a PIC18F2XXX/4XXX Family device. The timing diagram that details the Start Programming command and Parameters P9 and P10 is shown in Figure 3-5.

Note: The TBLPTR register can point to any byte within the row intended for erase.

3.2 Code Memory Programming

Programming code memory is accomplished by first loading data into the write buffer and then initiating a programming sequence. The write and erase buffer sizes, shown in Table 3-4, can be mapped to any location of the same size, beginning at 000000h. The actual memory write sequence takes the contents of this buffer and programs the proper amount of code memory that contains the Table Pointer.

The programming duration is externally timed and is controlled by PGC. After a Start Programming command is issued (4-bit command, '1111'), a NOP is issued, where the 4th PGC is held high for the duration of the programming time, P9.

After PGC is brought low, the programming sequence is terminated. PGC must be held low for the time specified by Parameter P10 to allow high-voltage discharge of the memory array.

The code sequence to program a PIC18F2XXX/4XXX Family device is shown in Table 3-5. The flowchart, shown in Figure 3-4, depicts the logic necessary to completely write a PIC18F2XXX/4XXX Family device. The timing diagram that details the Start Programming command and Parameters P9 and P10 is shown in Figure 3-5.

Note: The TBLPTR register must point to the same region when initiating the programming sequence as it did when the write buffers were loaded.

TABLE 3-4: WRITE AND ERASE BUFFER SIZES

Devices (Arranged by Family)	Write Buffer Size (Bytes)	Erase Buffer Size (Bytes)
PIC18F2221, PIC18F2321, PIC18F4221, PIC18F4321	8	64
PIC18F2450, PIC18F4450	16	64
PIC18F2410, PIC18F2510, PIC18F4410, PIC18F4510		
PIC18F2420, PIC18F2520, PIC18F4420, PIC18F4520		
PIC18F2423, PIC18F2523, PIC18F4423, PIC18F4523	32	64
PIC18F2480, PIC18F2580, PIC18F4480, PIC18F4580		
PIC18F2455, PIC18F2550, PIC18F4455, PIC18F4550		
PIC18F2458, PIC18F2553, PIC18F4458, PIC18F4553		
PIC18F2515, PIC18F2610, PIC18F4515, PIC18F4610		
PIC18F2525, PIC18F2620, PIC18F4525, PIC18F4620	64	64
PIC18F2585, PIC18F2680, PIC18F4585, PIC18F4680	PIC18F4585, PIC18F4680 64 64	
PIC18F2682, PIC18F2685, PIC18F4682, PIC18F4685		

3.2.1 MODIFYING CODE MEMORY

The previous programming example assumed that the device had been Bulk Erased prior to programming (see **Section 3.1.1 "High-Voltage ICSP Bulk Erase**"). It may be the case, however, that the user wishes to modify only a section of an already programmed device.

The appropriate number of bytes required for the erase buffer must be read out of code memory (as described in Section 4.2 "Verify Code Memory and ID Locations") and buffered. Modifications can be made on this buffer. Then, the block of code memory that was read out must be erased and rewritten with the modified data.

The WREN bit must be set if the WR bit in EECON1 is used to initiate a write sequence.

4-Bit Command	Data Payload	Core Instruction
Step 1: Direct ac	ccess to code memory.	
Step 2: Read an	d modify code memory (see S	ection 4.1 "Read Code Memory, ID Locations and Configuration Bits").
0000	8E A6	BSF EECON1, EEPGD
0000	9C A6	BCF EECON1, CFGS
Step 3: Set the T	Table Pointer for the block to b	e erased.
0000	0E <addr[21:16]></addr[21:16]>	MOVLW <addr[21:16]></addr[21:16]>
0000	6E F8	MOVWF TBLPTRU
0000	0E <addr[8:15]></addr[8:15]>	MOVLW <addr[8:15]></addr[8:15]>
0000	6E F7	MOVWF TBLPTRH
0000	0E <addr[7:0]></addr[7:0]>	MOVLW <addr[7:0]></addr[7:0]>
0000	6E F6	MOVWF TBLPTRL
Step 4: Enable r	nemory writes and set up an e	rase.
0000	84 A6	BSF EECON1, WREN
0000	88 A6	BSF EECON1, FREE
Step 5: Initiate e	rase.	
0000	82 A6	BSF EECON1, WR
0000	00 00	NOP - hold PGC high for time P9 and low for time P10.
Step 6: Load wri	te buffer. The correct bytes wi	Il be selected based on the Table Pointer.
0000	0E <addr[21:16]></addr[21:16]>	MOVLW <addr[21:16]></addr[21:16]>
0000	6E F8	MOVWF TBLPTRU
0000	0E <addr[8:15]></addr[8:15]>	MOVLW <addr[8:15]></addr[8:15]>
0000	6E F7	MOVWF TBLPTRH
0000	0E <addr[7:0]></addr[7:0]>	MOVLW <addr[7:0]></addr[7:0]>
0000	6E F6	MOVWF TBLPTRL
1101	<msb><lsb></lsb></msb>	Write 2 bytes and post-increment address by 2.
•		Repeat as many times as necessary to fill the write buffer
1111	<msb><lsb></lsb></msb>	Write 2 bytes and start programming.
0000	00 00	NOP - hold PGC high for time P9 and low for time P10.
	at each iteration of the loop. T	bugh 6, where the Address Pointer is incremented by the appropriate number of byte he write cycle must be repeated enough times to completely rewrite the contents of
Step 7: Disable	writes.	
0000	94 A6	BCF EECON1, WREN

TABLE 3-6: MODIFYING CODE MEMORY

3.3 Data EEPROM Programming

Note: Data EEPROM programming is not available on the following devices:		
PIC18F2410	PIC18F4410	
PIC18F2450	PIC18F4450	
PIC18F2510	PIC18F4510	
PIC18F2515	PIC18F4515	
PIC18F2610	PIC18F4610	


Data EEPROM is accessed one byte at a time via an Address Pointer (register pair: EEADRH:EEADR) and a data latch (EEDATA). Data EEPROM is written by loading EEADRH:EEADR with the desired memory location, EEDATA, with the data to be written and initiating a memory write by appropriately configuring the EECON1 register. A byte write automatically erases the location and writes the new data (erase-before-write).

When using the EECON1 register to perform a data EEPROM write, both the EEPGD and CFGS bits must be cleared (EECON1<7:6> = 00). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort and this must be done prior to initiating a write sequence. The write sequence is initiated by setting the WR bit (EECON1<1> = 1).

The write begins on the falling edge of the 4th PGC after the WR bit is set. It ends when the WR bit is cleared by hardware.

After the programming sequence terminates, PGC must still be held low for the time specified by Parameter P10 to allow high-voltage discharge of the memory array.

FIGURE 3-6: PROGRAM DATA FLOW



4.0 READING THE DEVICE

4.1 Read Code Memory, ID Locations and Configuration Bits

Code memory is accessed, one byte at a time, via the 4-bit command, '1001' (Table Read, post-increment). The contents of memory pointed to by the Table Pointer (TBLPTRU:TBLPTRH:TBLPTRL) are serially output on PGD.


The 4-bit command is shifted in, LSb first. The read is executed during the next eight clocks, then shifted out on PGD during the last eight clocks, LSb to MSb. A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see Figure 4-1). This operation also increments the Table Pointer by one, pointing to the next byte in code memory for the next read.

This technique will work to read any memory in the 000000h to 3FFFFFh address space, so it also applies to the reading of the ID and Configuration registers.

4-Bit Command	Data Payload	Core Instruction	
Step 1: Set Table	Pointer.		
0000 0000 0000 0000 0000 0000	<pre>0E <addr[21:16]> 6E F8 0E <addr[15:8]> 6E F7 0E <addr[7:0]> 6E F6</addr[7:0]></addr[15:8]></addr[21:16]></pre>	MOVLW Addr[21:16] MOVWF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL</addr[7:0]></addr[15:8]>	
Step 2: Read mer	Step 2: Read memory and then shift out on PGD, LSb to MSb.		
1001	00 00	TBLRD *+	

 TABLE 4-1:
 READ CODE MEMORY SEQUENCE





5.0 CONFIGURATION WORD

The PIC18F2XXX/4XXX Family devices have several Configuration Words. These bits can be set or cleared to select various device configurations. All other memory areas should be programmed and verified prior to setting the Configuration Words. These bits may be read out normally, even after read or code protection. See Table 5-1 for a list of Configuration bits and Device IDs, and Table 5-3 for the Configuration bit descriptions.

5.1 ID Locations

A user may store identification information (ID) in eight ID locations, mapped in 200000h:200007h. It is recommended that the Most Significant nibble of each ID be Fh. In doing so, if the user code inadvertently tries to execute from the ID space, the ID data will execute as a NOP.

5.2 Device ID Word

The Device ID Word for the PIC18F2XX/4XXX Family devices is located at 3FFFFEh:3FFFFh. These bits may be used by the programmer to identify what device type is being programmed and read out normally, even after code or read protection.

In some cases, devices may share the same DEVID values. In such cases, the Most Significant bit of the device revision, REV4 (DEVID1<4>), will need to be examined to completely determine the device being accessed.

See Table 5-2 for a complete list of Device ID values.

FIGURE 5-1: READ DEVICE ID WORD FLOW




TABLE 5-2: DEVICE ID VALUES

Device	Device ID Value				
Device	DEVID2	DEVID1			
PIC18F2221	21h	011x xxxx			
PIC18F2321	21h	001x xxxx			
PIC18F2410	11h	011x xxxx			
PIC18F2420	11h	010x xxxx(1)			
PIC18F2423	11h	010x xxxx (2)			
PIC18F2450	24h	001x xxxx			
PIC18F2455	12h	011x xxxx			
PIC18F2458	2Ah	011x xxxx			
PIC18F2480	1Ah	111x xxxx			
PIC18F2510	11h	001x xxxx			
PIC18F2515	0Ch	111x xxxx			
PIC18F2520	11h	000x xxxx(1)			
PIC18F2523	11h	000x xxxx (2)			
PIC18F2525	0Ch	110x xxxx			
PIC18F2550	12h	010x xxxx			
PIC18F2553	2Ah	010x xxxx			
PIC18F2580	1Ah	110x xxxx			
PIC18F2585	0Eh	111x xxxx			
PIC18F2610	0Ch	101x xxxx			
PIC18F2620	0Ch	100x xxxx			
PIC18F2680	0Eh	110x xxxx			
PIC18F2682	27h	000x xxxx			
PIC18F2685	27h	001x xxxx			
PIC18F4221	21h	010x xxxx			
PIC18F4321	21h	000x xxxx			
PIC18F4410	10h	111x xxxx			
PIC18F4420	10h	110x xxxx(1)			
PIC18F4423	10h	110x xxxx(2)			
PIC18F4450	24h	000x xxxx			
PIC18F4455	12h	001x xxxx			
PIC18F4458	2Ah	001x xxxx			
PIC18F4480	1Ah	101x xxxx			
PIC18F4510	10h	101x xxxx			
PIC18F4515	0Ch	011x xxxx			
PIC18F4520	10h	100x xxxx(1)			
PIC18F4523	10h	100x xxxx (2)			
PIC18F4525	0Ch	010x xxxx			
PIC18F4550	12h	000x xxxx			
PIC18F4553	2Ah	000x xxxx			
PIC18F4580	1Ah	100x xxxx			

Legend: The 'x's in DEVID1 contain the device revision code.

Note 1: DEVID1 bit 4 is used to determine the device type (REV4 = 0).

2: DEVID1 bit 4 is used to determine the device type (REV4 = 1).

TABLE 5-2: DEVICE ID VALUES (CONTINUED)

Device	Device ID Value							
Device	DEVID2	DEVID1						
PIC18F4585	0Eh	101x xxxx						
PIC18F4610	0Ch	001x xxxx						
PIC18F4620	0Ch	000x xxxx						
PIC18F4680	0Eh	100x xxxx						
PIC18F4682	27h	010x xxxx						
PIC18F4685	27h	011x xxxx						

Legend: The 'x's in DEVID1 contain the device revision code.

Note 1: DEVID1 bit 4 is used to determine the device type (REV4 = 0).

2: DEVID1 bit 4 is used to determine the device type (REV4 = 1).

5.6.3 ID LOCATIONS

Normally, the contents of these locations are defined by the user, but MPLAB[®] IDE provides the option of writing the device's unprotected 16-bit checksum in the 16 Most Significant bits of the ID locations (see MPLAB IDE Configure/ID Memory" menu). The lower 16 bits are not used and remain clear. This is the sum of all program memory contents and Configuration Words (appropriately masked) before any code protection is enabled.

If the user elects to define the contents of the ID locations, nothing about protected blocks can be known. If the user uses the preprotected checksum, provided by MPLAB IDE, an indirect characteristic of the programmed code is provided.

5.6.4 CODE PROTECTION

Blocks that are code-protected read back as all '0's and have no effect on checksum calculations. If any block is code-protected, then the contents of the ID locations are included in the checksum calculation.

All Configuration Words and the ID locations can always be read out normally, even when the device is fully code-protected. Checking the code protection settings in Configuration Words can direct which, if any, of the program memory blocks can be read, and if the ID locations should be used for checksum calculations.

	Memory	y			End	ing Addr	Size (Bytes)											
Device	Size (Bytes)	Pins	Boot Block	Block 0	Block 1	Block 2	Block 3	Block 4	Block 5	Boot Block	Block 0	Remaining Blocks	Device Total					
PIC18F2221	4K	28	0001FF 0003FF	0007FF	000FFF	_	_	_	_	512 1024	1536 1024	2048	4096					
			0001FF							512	3584							
PIC18F2321 8K	28	0003FF	000FFF	001FFF				_	1024	3072	4096	8192						
	20	0007FF	000111	001111					2048	2048	4030	0132						
PIC18F2410	16K	28	0007FF	001FFF	003FFF			_	_	2048	6144	8192	16384					
PIC18F2420	16K	28	0007FF	001FFF	003FFF	_		_		2048	6144	8192	16384					
PIC18F2423	16K	28	0007FF	001FFF	003FFF	_		_		2048	6144	8192	16384					
1101012120	TOIL	20	0007FF	001111	000111					2048	6144	0102	10001					
PIC18F2450	16K	28	000FFF	001FFF	003FFF	—	—	—	—	4096	4096	8192	16384					
PIC18F2455	24K	28	0007FF	001FFF	003FFF	005FFF		_		2048	6144	16384	24576					
PIC18F2458	24K	28	0007FF	001FFF	003FFF	005FFF				2048	6144	16384	24576					
1101012400	241	20	0007FF	001111	005111	005111				2040	6144	10304	24070					
PIC18F2480	16K	28	000FFF	001FFF	003FFF	_	_	_	—	4096	4096	8192	16384					
PIC18F2510	32K	28	0007FF	001FFF	003FFF	005FFF	007FFF	_		2048	6144	24576	32768					
PIC18F2515	48K	28	0007FF	003FFF	007FFF	00BFFF	007111			2040	14336	32768	49152					
PIC18F2520	32K	28	0007FF	003FFF	003FFF	005FFF	 007FFF		_	2040	14336	16384	32768					
PIC18F2523	32K	28	0007FF	001FFF	003FFF	005FFF	007FFF			2048	14336	16384	32768					
		28 28	0007FF	003FFF	003FFF	005FFF	007FFF				14336		49152					
PIC18F2525	48K	28								2048		32768						
PIC18F2550	32K		0007FF	001FFF	003FFF 003FFF	005FFF 005FFF	007FFF 007FFF			2048	6144	24576	32768					
PIC18F2553 32K PIC18F2580 32K	32K	28	0007FF	001FFF				2048	6144	24576	32768							
	32K	28	0007FF 000FFF	001FFF	003FFF	005FFF	007FFF	_	—	2048	6144	24576	32768					
						4096	4096											
	4016	48K 28	ek 28	0007FF	000555	007555	00BFFF				2048	14336	20700	40450				
PIC18F2585 48K	48N		000FFF	003FFF	007FFF	UUDFFF	_	_	_	4096	12288	32768	49152					
	0.414		001FFF	000555	007555	000555	005555			8192	8192	40450	05500					
PIC18F2610	64K	28	0007FF	003FFF	007FFF	00BFFF	00FFFF			2048	14336	49152	65536					
PIC18F2620	64K	28	0007FF	003FFF	007FFF	00BFFF	00FFFF			2048	14336	49152	65536					
	0.414	64K 28	28	28	28	0007FF		007555					2048	14336	10150	05500		
PIC18F2680	5 64K					000FFF	003FFF	007FFF	00BFFF	00FFFF	_	_	4096	12288	49152	65536		
			001FFF							8192	8192							
DIO 40 D 0000	80K 28	28	0007FF		007555			040555		2048	14336	05500						
PIC18F2682			28	28	28	28	28	000FFF	003FFF	007666	00BFFF	00FFFF	013FFF	—	4096	12288	65536	81920
			001FFF							8192	8192							
	0.01/	96K 28			0.01/	0.01/		0007FF		007555			040555		2048	14336		
PIC18F2685	96K		000FFF	003FFF	007666	00BFFF	00FFFF	013FFF	017666	4096	12288	81920	98304					
			001FFF							8192	8192							
PIC18F4221	4K	40	0001FF	0007FF	000FFF	_	_	—	—	512	1536	2048	4096					
				0003FF						1024	1024							
PIC18F4321	014	3К 40	0001FF						512	3584								
	8K		3K 40	0003FF	000FFF	001FFF	—	—	—	—	1024	3072	4096	8192				
	4014	4.5	0007FF	004555	000					2048	2048	0400	4000					
PIC18F4410	16K	40	0007FF	001FFF						2048	6144	8192	16384					
PIC18F4420	16K	40	0007FF	001FFF				—	—	2048	6144	8192	16384					
PIC18F4423	16K	40	0007FF	001FFF	003FFF			—	—	2048	6144	8192	16384					
PIC18F4450	16K	40	0007FF	001FFF	003FFF	_	_	—	_	2048	6144	8192	16384					
			000FFF							4096	4096							

TABLE 5-4: DEVICE BLOCK LOCATIONS AND SIZES

Legend: — = unimplemented.

	Memory				End	ing Addr	Size (Bytes)						
Device Size (Byte		Pins	Boot Block	Block 0	Block 1	Block 2	Block 3	Block 4	Block 5	Boot Block	Block 0	Remaining Blocks	Device Total
PIC18F4455	24K	40	0007FF	001FFF	003FFF	005FFF	_	_	—	2048	48 6144 16384		24576
PIC18F4458	24K	40	0007FF	001FFF	003FFF	005FFF	_	_	—	2048	6144	16384	24576
	16K	40	0007FF	001FFF	003FFF					2048	6144	0400	10001
PIC18F4480	ION	40	000FFF	UUIFFF		_	_	_	_	4096	4096	8192	16384
PIC18F4510	32K	40	0007FF	001FFF	003FFF	005FFF	007FFF	_	—	2048	6144	24576	32768
PIC18F4515	48K	40	0007FF	003FFF	007FFF	00BFFF	_	_	—	2048	14336	32768	49152
PIC18F4520	32K	40	0007FF	001FFF	003FFF	005FFF	007FFF	_	—	2048	14336	16384	32768
PIC18F4523	32K	40	0007FF	001FFF	003FFF	005FFF	007FFF	_	—	2048	14336	16384	32768
PIC18F4525	48K	40	0007FF	003FFF	007FFF	00BFFF	_	_	—	2048	14336	32768	49152
PIC18F4550	32K	40	0007FF	001FFF	003FFF	005FFF	007FFF	_	—	2048	6144	24576	32768
PIC18F4553	32K	40	0007FF	001FFF	003FFF	005FFF	007FFF	—	—	2048	6144	24576	32768
PIC18F4580 32K	2014	40	0007FF	001FFF	003FFF (005FFF	007FFF	_	_	2048	6144	24576	32768
	32N		000FFF							4096	4096		
		40	0007FF							2048	14336	32768	49152
PIC18F4585	48K		000FFF	003FFF	007FFF	00BFFF	—	—	_	4096	12288		
			001FFF							8192 81	8192		
PIC18F4610	64K	40	0007FF	003FFF	007FFF	00BFFF	00FFFF	—	_	2048	14336	49152	65536
PIC18F4620	64K	40	0007FF	003FFF	007FFF	00BFFF	00FFFF	_	—	2048	14336	49152	65536
		64K 40	0007FF							2048	14336	49152	65536
PIC18F4680	64K		000FFF	003FFF	007FFF	00BFFF	00FFFF	_	_	4096	12288		
			001FFF							8192	8192		
PIC18F4682		80K 40	0007FF		007FFF					2048	14336	65536	81920
	80K		000FFF	003FFF		00BFFF	00FFFF	013FFF	_	4096	12288		
			001FFF							8192	8192		
		96K 44		0007FF	F				2048	14336			
PIC18F4685	96K		000FFF	FF 003FFF	007FFF	00BFFF	00FFFF	013FFF	017FFF	4096	12288	81920	98304
			001FFF							8192	8192		

TABLE 5-4: DEVICE BLOCK LOCATIONS AND SIZES (CONTINUED)

Legend: — = unimplemented.

		Configuration Word (CONFIGxx)												
Device	1L	1H	2L	2H	3L	3H	4L	4H	5L	5H	6L	6H	7L	7H
Device	Address (30000xh)													
	0h	1h	2h	3h	4h	5h	6h	7h	8h	9h	Ah	Bh	Ch	Dh
PIC18F4620	00	CF	1F	1F	00	87	C5	00	0F	C0	0F	E0	0F	40
PIC18F4680	00	CF	1F	1F	00	86	C5	00	0F	C0	0F	E0	0F	40
PIC18F4682	00	CF	1F	1F	00	86	C5	00	3F	C0	3F	E0	3F	40
PIC18F4685	00	CF	1F	1F	00	86	C5	00	3F	C0	3F	E0	3F	40

TABLE 5-5: CONFIGURATION WORD MASKS FOR COMPUTING CHECKSUMS (CONTINUED)

Legend: Shaded cells are unimplemented.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15