

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 13x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-PDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4510-i-p |

PIC18F2XXX/4XXX FAMILY

For PIC18F2685/4685 devices, the code memory space extends from 0000h to 017FFFh (96 Kbytes) in five 16-Kbyte blocks. For PIC18F2682/4682 devices, the code memory space extends from 0000h to 0013FFFh (80 Kbytes) in four 16-Kbyte blocks. Addresses, 0000h through 0FFFh, however, define a “Boot Block” region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

The size of the Boot Block in PIC18F2685/4685 and PIC18F2682/4682 devices can be configured as 1, 2 or 4K words (see [Figure 2-7](#)). This is done through the BBSIZ<2:1> bits in the Configuration register, CONFIG4L. It is important to note that increasing the size of the Boot Block decreases the size of Block 0.

TABLE 2-3: IMPLEMENTATION OF CODE MEMORY


| Device | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F2682 | 000000h-013FFFh (80K) |
| PIC18F4682 | |
| PIC18F2685 | 000000h-017FFFh (96K) |
| PIC18F4685 | |

PIC18F2XXX/4XXX FAMILY

TABLE 2-4: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F2455 | 000000h-005FFFh (24K) |
| PIC18F2458 | |
| PIC18F4455 | |
| PIC18F4458 | |
| PIC18F2510 | 000000h-007FFFh (32K) |
| PIC18F2520 | |
| PIC18F2523 | |
| PIC18F2550 | |
| PIC18F2553 | |
| PIC18F4510 | |
| PIC18F4520 | |
| PIC18F4523 | |
| PIC18F4550 | |
| PIC18F4553 | |

FIGURE 2-8: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX4X5/X4X8/X5X0/X5X3 DEVICES




For PIC18FX4X0/X4X3 devices, the code memory space extends from 000000h to 003FFFh (16 Kbytes) in two 8-Kbyte blocks. Addresses, 000000h through 0003FFh, however, define a “Boot Block” region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

PIC18F2XXX/4XXX FAMILY

TABLE 2-5: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F2410 | 000000h-003FFFh (16K) |
| PIC18F2420 | |
| PIC18F2423 | |
| PIC18F2450 | |
| PIC18F4410 | |
| PIC18F4420 | |
| PIC18F4450 | |

FIGURE 2-9: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18FX4X0/X4X3 DEVICES



For PIC18F2480/4480 devices, the code memory space extends from 0000h to 03FFFh (16 Kbytes) in one 16-Kbyte block. For PIC18F2580/4580 devices, the code memory space extends from 0000h to 07FFFh (32 Kbytes) in two 16-Kbyte blocks. Addresses, 0000h through 07FFFh, however, define a “Boot Block” region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.


The size of the Boot Block in PIC18F2480/2580/4480/4580 devices can be configured as 1 or 2K words (see [Figure 2-10](#)). This is done through the BBSIZ<0> bit in the Configuration register, CONFIG4L. It is important to note that increasing the size of the Boot Block decreases the size of Block 0.

PIC18F2XXX/4XXX FAMILY

TABLE 2-6: IMPLEMENTATION OF CODE MEMORY

| Device | Code Memory Size (Bytes) |
|------------|--------------------------|
| PIC18F2480 | 000000h-003FFFh (16K) |
| PIC18F4480 | |
| PIC18F2580 | 000000h-007FFFh (32K) |
| PIC18F4580 | |

FIGURE 2-10: MEMORY MAP AND THE CODE MEMORY SPACE FOR PIC18F2480/2580/4480/4580 DEVICES



For PIC18F2221/4221 devices, the code memory space extends from 0000h to 00FFFh (4 Kbytes) in one 4-Kbyte block. For PIC18F2321/4321 devices, the code memory space extends from 0000h to 01FFFh (8 Kbytes) in two 4-Kbyte blocks. Addresses, 0000h through 07FFFh, however, define a variable “Boot Block” region that is treated separately from Block 0. All of these blocks define code protection boundaries within the code memory space.

PIC18F2XXX/4XXX FAMILY

In addition to the code memory space, there are three blocks that are accessible to the user through Table Reads and Table Writes. Their locations in the memory map are shown in [Figure 2-12](#).

Users may store identification information (ID) in eight ID registers. These ID registers are mapped in addresses, 200000h through 200007h. The ID locations read out normally, even after code protection is applied.

Locations, 300000h through 30000Dh, are reserved for the Configuration bits. These bits select various device options and are described in [Section 5.0 “Configuration Word”](#). These Configuration bits read out normally, even after code protection.

Locations, 3FFFEh and 3FFFFh, are reserved for the Device ID bits. These bits may be used by the programmer to identify what device type is being programmed and are described in [Section 5.0 “Configuration Word”](#). These Device ID bits read out normally, even after code protection.

2.3.1 MEMORY ADDRESS POINTER

Memory in the address space, 0000000h to 3FFFFFFh, is addressed via the Table Pointer register, which is comprised of three pointer registers:

- TBLPTRU at RAM address 0FF8h
- TBLPTRH at RAM address 0FF7h
- TBLPTRL at RAM address 0FF6h


| TBLPTRU | TBLPTRH | TBLPTRL |
|-------------|------------|-----------|
| Addr[21:16] | Addr[15:8] | Addr[7:0] |

The 4-bit command, '0000' (core instruction), is used to load the Table Pointer prior to using many read or write operations.

2.4 High-Level Overview of the Programming Process

Figure 2-13 shows the high-level overview of the programming process. First, a Bulk Erase is performed. Next, the code memory, ID locations and data EEPROM are programmed (selected devices only, see [Section 3.3 “Data EEPROM Programming”](#)). These memories are then verified to ensure that programming was successful. If no errors are detected, the Configuration bits are then programmed and verified.

FIGURE 2-13: HIGH-LEVEL PROGRAMMING FLOW



PIC18F2XXX/4XXX FAMILY

2.7 Serial Program/Verify Operation

The PGC pin is used as a clock input pin and the PGD pin is used for entering command bits and data input/output during serial operation. Commands and data are transmitted on the rising edge of PGC, latched on the falling edge of PGC and are Least Significant bit (LSb) first.

2.7.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, PGC is cycled four times. The commands needed for programming and verification are shown in [Table 2-8](#).

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in [Table 2-9](#). The 4-bit command is shown Most Significant bit (MSb) first. The command operand, or "Data Payload", is shown as <MSB><LSB>. [Figure 2-18](#) demonstrates how to serially present a 20-bit command/operand to the device.

2.7.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to set up registers as appropriate for use with other commands.

TABLE 2-8: COMMANDS FOR PROGRAMMING

| Description | 4-Bit Command |
|--|---------------|
| Core Instruction (Shift in 16-bit instruction) | 0000 |
| Shift Out TABLAT Register | 0010 |
| Table Read | 1000 |
| Table Read, Post-Increment | 1001 |
| Table Read, Post-Decrement | 1010 |
| Table Read, Pre-Increment | 1011 |
| Table Write | 1100 |
| Table Write, Post-Increment by 2 | 1101 |
| Table Write, Start Programming, Post-Increment by 2 | 1110 |
| Table Write, Start Programming | 1111 |

TABLE 2-9: SAMPLE COMMAND SEQUENCE

| 4-Bit Command | Data Payload | Core Instruction |
|---------------|--------------|-------------------------------------|
| 1101 | 3C 40 | Table Write, post-increment by 2 |

PIC18F2XXX/4XXX FAMILY

3.0 DEVICE PROGRAMMING

Programming includes the ability to erase or write the various memory regions within the device.

In all cases, except high-voltage ICSP Bulk Erase, the EECON1 register must be configured in order to operate on a particular memory region.

When using the EECON1 register to act on code memory, the EEPGD bit must be set (EECON1<7> = 1) and the CFGS bit must be cleared (EECON1<6> = 0). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort (e.g., erases) and this must be done prior to initiating a write sequence. The FREE bit must be set (EECON1<4> = 1) in order to erase the program space being pointed to by the Table Pointer. The erase or write sequence is initiated by setting the WR bit (EECON1<1> = 1). It is strongly recommended that the WREN bit only be set immediately prior to a program erase.

3.1 ICSP Erase

3.1.1 HIGH-VOLTAGE ICSP BULK ERASE

Erasing code or data EEPROM is accomplished by configuring two Bulk Erase Control registers located at 3C0004h and 3C0005h. Code memory may be erased, portions at a time, or the user may erase the entire device in one action. Bulk Erase operations will also clear any code-protect settings associated with the memory block being erased. Erase options are detailed in [Table 3-1](#). If data EEPROM is code-protected (CPD = 0), the user must request an erase of data EEPROM (e.g., 0084h as shown in [Table 3-1](#)).

TABLE 3-1: BULK ERASE OPTIONS

| Description | Data (3C0005h:3C0004h) |
|----------------------------------|---------------------------|
| Chip Erase | 3F8Fh |
| Erase Data EEPROM ⁽¹⁾ | 0084h |
| Erase Boot Block | 0081h |
| Erase Configuration Bits | 0082h |
| Erase Code EEPROM Block 0 | 0180h |
| Erase Code EEPROM Block 1 | 0280h |
| Erase Code EEPROM Block 2 | 0480h |
| Erase Code EEPROM Block 3 | 0880h |
| Erase Code EEPROM Block 4 | 1080h |
| Erase Code EEPROM Block 5 | 2080h |

Note 1: Selected devices only, see [Section 3.3 “Data EEPROM Programming”](#).

The actual Bulk Erase function is a self-timed operation. Once the erase has started (falling edge of the 4th PGC after the NOP command), serial execution will cease until the erase completes (Parameter P11). During this time, PGC may continue to toggle but PGD must be held low.

The code sequence to erase the entire device is shown in [Table](#) and the flowchart is shown in [Figure 3-1](#).

Note: A Bulk Erase is the only way to reprogram code-protect bits from an ON state to an OFF state.

PIC18F2XXX/4XXX FAMILY

3.2.1 MODIFYING CODE MEMORY

The previous programming example assumed that the device had been Bulk Erased prior to programming (see [Section 3.1.1 “High-Voltage ICSP Bulk Erase”](#)). It may be the case, however, that the user wishes to modify only a section of an already programmed device.

The appropriate number of bytes required for the erase buffer must be read out of code memory (as described in [Section 4.2 “Verify Code Memory and ID Locations”](#)) and buffered. Modifications can be made on this buffer. Then, the block of code memory that was read out must be erased and rewritten with the modified data.

The WREN bit must be set if the WR bit in EECON1 is used to initiate a write sequence.

TABLE 3-6: MODIFYING CODE MEMORY

| 4-Bit Command | Data Payload | Core Instruction |
|---|---|--|
| Step 1: Direct access to code memory. | | |
| Step 2: Read and modify code memory (see Section 4.1 “Read Code Memory, ID Locations and Configuration Bits”). | | |
| 0000 0000 | 8E A6 9C A6 | BSF EECON1, EEPGD BCF EECON1, CFGS |
| Step 3: Set the Table Pointer for the block to be erased. | | |
| 0000 0000 0000 0000 0000 0000 | 0E <Addr[21:16]> 6E F8 0E <Addr[8:15]> 6E F7 0E <Addr[7:0]> 6E F6 | MOVLW <Addr[21:16]> MOVWF TBLPTRU MOVLW <Addr[8:15]> MOVWF TBLPTRH MOVLW <Addr[7:0]> MOVWF TBLPTRL |
| Step 4: Enable memory writes and set up an erase. | | |
| 0000 0000 | 84 A6 88 A6 | BSF EECON1, WREN BSF EECON1, FREE |
| Step 5: Initiate erase. | | |
| 0000 0000 | 82 A6 00 00 | BSF EECON1, WR NOP - hold PGC high for time P9 and low for time P10. |
| Step 6: Load write buffer. The correct bytes will be selected based on the Table Pointer. | | |
| 0000 0000 0000 0000 0000 0000 1101 1111 0000 | 0E <Addr[21:16]> 6E F8 0E <Addr[8:15]> 6E F7 0E <Addr[7:0]> 6E F6 <MSB><LSB> <MSB><LSB> 00 00 | MOVLW <Addr[21:16]> MOVWF TBLPTRU MOVLW <Addr[8:15]> MOVWF TBLPTRH MOVLW <Addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2. Repeat as many times as necessary to fill the write buffer Write 2 bytes and start programming. NOP - hold PGC high for time P9 and low for time P10. |
| To continue modifying data, repeat Steps 2 through 6, where the Address Pointer is incremented by the appropriate number of bytes (see Table 3-4) at each iteration of the loop. The write cycle must be repeated enough times to completely rewrite the contents of the erase buffer. | | |
| Step 7: Disable writes. | | |
| 0000 | 94 A6 | BCF EECON1, WREN |

PIC18F2XXX/4XXX FAMILY

TABLE 3-7: PROGRAMMING DATA MEMORY

| 4-Bit Command | Data Payload | Core Instruction |
|---|--------------|-------------------------------|
| Step 1: Direct access to data EEPROM. | | |
| 0000 | 9E A6 | BCF EECON1, EEPGD |
| 0000 | 9C A6 | BCF EECON1, CFGS |
| Step 2: Set the data EEPROM Address Pointer. | | |
| 0000 | 0E <Addr> | MOVLW <Addr> |
| 0000 | 6E A9 | MOVWF EEADR |
| 0000 | 0E <AddrH> | MOVLW <AddrH> |
| 0000 | 6E AA | MOVWF EEADRH |
| Step 3: Load the data to be written. | | |
| 0000 | 0E <Data> | MOVLW <Data> |
| 0000 | 6E A8 | MOVWF EEDATA |
| Step 4: Enable memory writes. | | |
| 0000 | 84 A6 | BSF EECON1, WREN |
| Step 5: Initiate write. | | |
| 0000 | 82 A6 | BSF EECON1, WR |
| Step 6: Poll WR bit, repeat until the bit is clear. | | |
| 0000 | 50 A6 | MOVF EECON1, W, 0 |
| 0000 | 6E F5 | MOVWF TABLAT |
| 0000 | 00 00 | NOP |
| 0010 | <MSB><LSB> | Shift out data ⁽¹⁾ |
| Step 7: Hold PGC low for time P10. | | |
| Step 8: Disable writes. | | |
| 0000 | 94 A6 | BCF EECON1, WREN |
| Repeat Steps 2 through 8 to write more data. | | |

Note 1: See [Figure 4-4](#) for details on shift out data timing.


PIC18F2XXX/4XXX FAMILY

TABLE 3-9: SET ADDRESS POINTER TO CONFIGURATION LOCATION

| 4-Bit Command | Data Payload | Core Instruction |
|--|--------------------|---|
| Step 1: Enable writes and direct access to configuration memory. | | |
| 0000 | 8E A6 | BSF EECON1, EEPGD |
| 0000 | 8C A6 | BSF EECON1, CFGS |
| Step 2: Set Table Pointer for configuration byte to be written. Write even/odd addresses. ⁽¹⁾ | | |
| 0000 | 0E 30 | MOVLW 30h |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E 00 | MOVLW 00h |
| 0000 | 6E F7 | MOVWF TBLPRTH |
| 0000 | 0E 00 | MOVLW 00h |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1111 | <MSB ignored><LSB> | Load 2 bytes and start programming. |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. |
| 0000 | 0E 01 | MOVLW 01h |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| 1111 | <MSB><LSB ignored> | Load 2 bytes and start programming. |
| 0000 | 00 00 | NOP - hold PGC high for time P9 and low for time P10. |

Note 1: Enabling the write protection of Configuration bits (WRTE = 0 in CONFIG6H) will prevent further writing of the Configuration bits. Always write all the Configuration bits before enabling the write protection for Configuration bits.

FIGURE 3-8: CONFIGURATION PROGRAMMING FLOW



PIC18F2XXX/4XXX FAMILY

4.0 READING THE DEVICE

4.1 Read Code Memory, ID Locations and Configuration Bits

Code memory is accessed, one byte at a time, via the 4-bit command, '1001' (Table Read, post-increment). The contents of memory pointed to by the Table Pointer (TBLPTRU:TBLPTRH:TBLPTRL) are serially output on PGD.


The 4-bit command is shifted in, LSb first. The read is executed during the next eight clocks, then shifted out on PGD during the last eight clocks, LSb to MSb. A delay of P6 must be introduced after the falling edge of the 8th PGC of the operand to allow PGD to transition from an input to an output. During this time, PGC must be held low (see Figure 4-1). This operation also increments the Table Pointer by one, pointing to the next byte in code memory for the next read.

This technique will work to read any memory in the 000000h to 3FFFFFFh address space, so it also applies to the reading of the ID and Configuration registers.

TABLE 4-1: READ CODE MEMORY SEQUENCE


| 4-Bit Command | Data Payload | Core Instruction |
|--|------------------|--------------------|
| Step 1: Set Table Pointer. | | |
| 0000 | 0E <Addr[21:16]> | MOVLW Addr[21:16] |
| 0000 | 6E F8 | MOVWF TBLPTRU |
| 0000 | 0E <Addr[15:8]> | MOVLW <Addr[15:8]> |
| 0000 | 6E F7 | MOVWF TBLPTRH |
| 0000 | 0E <Addr[7:0]> | MOVLW <Addr[7:0]> |
| 0000 | 6E F6 | MOVWF TBLPTRL |
| Step 2: Read memory and then shift out on PGD, LSb to MSb. | | |
| 1001 | 00 00 | TBLRD *+ |

FIGURE 4-1: TABLE READ POST-INCREMENT INSTRUCTION TIMING (1001)



PIC18F2XXX/4XXX FAMILY

FIGURE 4-4: SHIFT OUT DATA HOLDING REGISTER TIMING (0010)



4.5 Verify Data EEPROM

A data EEPROM address may be read via a sequence of core instructions (4-bit command, '0000') and then output on PGD via the 4-bit command, '0010' (TABLAT register). The result may then be immediately compared to the appropriate data in the programmer's memory for verification. Refer to [Section 4.4 "Read Data EEPROM Memory"](#) for implementation details of reading data EEPROM.


4.6 Blank Check

The term Blank Check means to verify that the device has no programmed memory cells. All memories must be verified: code memory, data EEPROM, ID locations and Configuration bits. The Device ID registers (3FFFFEh:3FFFFFh) should be ignored.

A "blank" or "erased" memory cell will read as '1'. Therefore, Blank Checking a device merely means to verify that all bytes read as FFh, except the Configuration bits. Unused (reserved) Configuration bits will read '0' (programmed). Refer to [Figure 4-5](#) for blank configuration expect data for the various PIC18F2XXX/4XXX Family devices.

Given that Blank Checking is merely code and data EEPROM verification with FFh expect data, refer to [Section 4.4 "Read Data EEPROM Memory"](#) and [Section 4.2 "Verify Code Memory and ID Locations"](#) for implementation details.

FIGURE 4-5: BLANK CHECK FLOW



PIC18F2XXX/4XXX FAMILY

TABLE 5-1: CONFIGURATION BITS AND DEVICE IDS

| File Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default/ Unprogrammed Value |
|--------------------------|-----------------------|-------|-------|-----------------------|-----------------------|----------------------|----------------------|---------|-----------------------|---|
| 300000h ^(1,8) | CONFIG1L | — | — | USBDIV | CPUDIV1 | CPUDIV0 | PLLDIV2 | PLLDIV1 | PLLDIV0 | --00 0000 |
| 300001h | CONFIG1H | IESO | FCMEN | — | — | FOSC3 | FOSC2 | FOSC1 | FOSC0 | 00-- 0111 00-- 0101 ^(1,8) |
| 300002h | CONFIG2L | — | — | — | BORV1 | BORV0 | BOREN1 | BOREN0 | PWRTEN | ---1 1111 --01 1111 ^(1,8) |
| 300003h | CONFIG2H | — | — | — | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN | ---1 1111 |
| 300005h | CONFIG3H | MCLRE | — | — | — | — | LPT1OSC | PBADEN | CCP2MX ⁽⁷⁾ | 1--- -011 ⁽⁷⁾ 1--- -01- |
| 300006h | CONFIG4L | DEBUG | XINST | ICPRT ⁽¹⁾ | — | — | LVP | — | STVREN | 100- -1-1 ⁽¹⁾ |
| | | | | BBSIZ1 | BBSIZ0 | — | | | | 1000 -1-1 |
| | | | | — | BBSIZ ⁽³⁾ | — | | | | 10-0 -1-1 ⁽³⁾ |
| | | | | ICPRT ⁽⁸⁾ | — | BBSIZ ⁽⁸⁾ | | | | 100- 01-1 ⁽⁸⁾ |
| | | | | BBSIZ1 ⁽²⁾ | BBSIZ2 ⁽²⁾ | — | | | | 1000 -1-1 ⁽²⁾ |
| 300008h | CONFIG5L | — | — | CP5 ⁽¹⁰⁾ | CP4 ⁽⁹⁾ | CP3 ⁽⁴⁾ | CP2 ⁽⁴⁾ | CP1 | CP0 | --11 1111 |
| 300009h | CONFIG5H | CPD | CPB | — | — | — | — | — | — | 11-- ---- |
| 30000Ah | CONFIG6L | — | — | WRT5 ⁽¹⁰⁾ | WRT4 ⁽⁹⁾ | WRT3 ⁽⁴⁾ | WRT2 ⁽⁴⁾ | WRT1 | WRT0 | --11 1111 |
| 30000Bh | CONFIG6H | WRTD | WRTB | WRTC ⁽⁵⁾ | — | — | — | — | — | 111- ---- |
| 30000Ch | CONFIG7L | — | — | EBTR5 ⁽¹⁰⁾ | EBTR4 ⁽⁹⁾ | EBTR3 ⁽⁴⁾ | EBTR2 ⁽⁴⁾ | EBTR1 | EBTR0 | --11 1111 |
| 30000Dh | CONFIG7H | — | EBTRB | — | — | — | — | — | — | -1-- ---- |
| 3FFFFEh | DEVID1 ⁽⁶⁾ | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | See Table 5-2 |
| 3FFFFFh | DEVID2 ⁽⁶⁾ | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | See Table 5-2 |

Legend: — = unimplemented. Shaded cells are unimplemented, read as '0'.

- Note**
- 1: Implemented only on PIC18F2455/2550/4455/4550 and PIC18F2458/2553/4458/4553 devices.
 - 2: Implemented on PIC18F2585/2680/4585/4680, PIC18F2682/2685 and PIC18F4682/4685 devices only.
 - 3: Implemented on PIC18F2480/2580/4480/4580 devices only.
 - 4: These bits are only implemented on specific devices based on available memory. Refer to [Section 2.3 "Memory Maps"](#).
 - 5: In PIC18F2480/2580/4480/4580 devices, this bit is read-only in Normal Execution mode; it can be written only in Program mode.
 - 6: DEVID registers are read-only and cannot be programmed by the user.
 - 7: Implemented on all devices with the exception of the PIC18FXX8X and PIC18F2450/4450 devices.
 - 8: Implemented on PIC18F2450/4450 devices only.
 - 9: Implemented on PIC18F2682/2685 and PIC18F4682/4685 devices only.
 - 10: Implemented on PIC18F2685/4685 devices only.

PIC18F2XXX/4XXX FAMILY

TABLE 5-3: PIC18F2XXX/4XXX FAMILY BIT DESCRIPTIONS (CONTINUED)

| Bit Name | Configuration Words | Description |
|---------------------------|---------------------|---|
| BBSIZ<1:0> ⁽¹⁾ | CONFIG4L | <p>Boot Block Size Select bits (PIC18F2321/4321 devices only)</p> <p>11 = 1K word (2 Kbytes) Boot Block 10 = 1K word (2 Kbytes) Boot Block 01 = 512 words (1 Kbyte) Boot Block 00 = 256 words (512 bytes) Boot Block</p> <p>Boot Block Size Select bits (PIC18F2221/4221 devices only)</p> <p>11 = 512 words (1 Kbyte) Boot Block 10 = 512 words (1 Kbyte) Boot Block 01 = 512 words (1 Kbyte) Boot Block 00 = 256 words (512 bytes) Boot Block</p> |
| BBSIZ ⁽¹⁾ | CONFIG4L | <p>Boot Block Size Select bits (PIC18F2480/2580/4480/4580 and PIC18F2450/4450 devices only)</p> <p>1 = 2K words (4 Kbytes) Boot Block 0 = 1K word (2 Kbytes) Boot Block</p> |
| LVP | CONFIG4L | <p>Low-Voltage Programming Enable bit</p> <p>1 = Low-Voltage Programming is enabled, RB5 is the PGM pin 0 = Low-Voltage Programming is disabled, RB5 is an I/O pin</p> |
| STVREN | CONFIG4L | <p>Stack Overflow/Underflow Reset Enable bit</p> <p>1 = Reset on stack overflow/underflow is enabled 0 = Reset on stack overflow/underflow is disabled</p> |
| CP5 | CONFIG5L | <p>Code Protection bit (Block 5 code memory area) (PIC18F2685 and PIC18F4685 devices only)</p> <p>1 = Block 5 is not code-protected 0 = Block 5 is code-protected</p> |
| CP4 | CONFIG5L | <p>Code Protection bit (Block 4 code memory area) (PIC18F2682/2685 and PIC18F4682/4685 devices only)</p> <p>1 = Block 4 is not code-protected 0 = Block 4 is code-protected</p> |
| CP3 | CONFIG5L | <p>Code Protection bit (Block 3 code memory area)</p> <p>1 = Block 3 is not code-protected 0 = Block 3 is code-protected</p> |
| CP2 | CONFIG5L | <p>Code Protection bit (Block 2 code memory area)</p> <p>1 = Block 2 is not code-protected 0 = Block 2 is code-protected</p> |
| CP1 | CONFIG5L | <p>Code Protection bit (Block 1 code memory area)</p> <p>1 = Block 1 is not code-protected 0 = Block 1 is code-protected</p> |
| CP0 | CONFIG5L | <p>Code Protection bit (Block 0 code memory area)</p> <p>1 = Block 0 is not code-protected 0 = Block 0 is code-protected</p> |
| CPD | CONFIG5H | <p>Code Protection bit (Data EEPROM)</p> <p>1 = Data EEPROM is not code-protected 0 = Data EEPROM is code-protected</p> |
| CPB | CONFIG5H | <p>Code Protection bit (Boot Block memory area)</p> <p>1 = Boot Block is not code-protected 0 = Boot Block is code-protected</p> |

Note 1: The BBSIZ bits, BBSIZ<1:0> and BBSIZ<2:1> bits, cannot be changed once any of the following code-protect bits are enabled: CPB or CP0, WRTB or WRT0, EBTRB or EBTR0.

2: Not available in PIC18FXX8X and PIC18F2450/4450 devices.

PIC18F2XXX/4XXX FAMILY

5.6.3 ID LOCATIONS

Normally, the contents of these locations are defined by the user, but MPLAB® IDE provides the option of writing the device's unprotected 16-bit checksum in the 16 Most Significant bits of the ID locations (see MPLAB IDE Configure/ID Memory" menu). The lower 16 bits are not used and remain clear. This is the sum of all program memory contents and Configuration Words (appropriately masked) before any code protection is enabled.

If the user elects to define the contents of the ID locations, nothing about protected blocks can be known. If the user uses the preprotected checksum, provided by MPLAB IDE, an indirect characteristic of the programmed code is provided.

5.6.4 CODE PROTECTION

Blocks that are code-protected read back as all '0's and have no effect on checksum calculations. If any block is code-protected, then the contents of the ID locations are included in the checksum calculation.

All Configuration Words and the ID locations can always be read out normally, even when the device is fully code-protected. Checking the code protection settings in Configuration Words can direct which, if any, of the program memory blocks can be read, and if the ID locations should be used for checksum calculations.

PIC18F2XXX/4XXX FAMILY

TABLE 5-4: DEVICE BLOCK LOCATIONS AND SIZES (CONTINUED)

| Device | Memory Size (Bytes) | Pins | Ending Address | | | | | | | Size (Bytes) | | | |
|------------|---------------------|------|----------------|---------|---------|---------|---------|---------|---------|--------------|---------|------------------|--------------|
| | | | Boot Block | Block 0 | Block 1 | Block 2 | Block 3 | Block 4 | Block 5 | Boot Block | Block 0 | Remaining Blocks | Device Total |
| PIC18F4455 | 24K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | — | — | — | 2048 | 6144 | 16384 | 24576 |
| PIC18F4458 | 24K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | — | — | — | 2048 | 6144 | 16384 | 24576 |
| PIC18F4480 | 16K | 40 | 0007FF | 001FFF | 003FFF | — | — | — | — | 2048 | 6144 | 8192 | 16384 |
| | | | 000FFF | | | | | | | 4096 | 4096 | | |
| PIC18F4510 | 32K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | 007FFF | — | — | 2048 | 6144 | 24576 | 32768 |
| PIC18F4515 | 48K | 40 | 0007FF | 003FFF | 007FFF | 00BFFF | — | — | — | 2048 | 14336 | 32768 | 49152 |
| PIC18F4520 | 32K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | 007FFF | — | — | 2048 | 14336 | 16384 | 32768 |
| PIC18F4523 | 32K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | 007FFF | — | — | 2048 | 14336 | 16384 | 32768 |
| PIC18F4525 | 48K | 40 | 0007FF | 003FFF | 007FFF | 00BFFF | — | — | — | 2048 | 14336 | 32768 | 49152 |
| PIC18F4550 | 32K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | 007FFF | — | — | 2048 | 6144 | 24576 | 32768 |
| PIC18F4553 | 32K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | 007FFF | — | — | 2048 | 6144 | 24576 | 32768 |
| PIC18F4580 | 32K | 40 | 0007FF | 001FFF | 003FFF | 005FFF | 007FFF | — | — | 2048 | 6144 | 24576 | 32768 |
| | | | 000FFF | | | | | | | 4096 | 4096 | | |
| PIC18F4585 | 48K | 40 | 0007FF | 003FFF | 007FFF | 00BFFF | — | — | — | 2048 | 14336 | 32768 | 49152 |
| | | | 000FFF | | | | | | | 4096 | 12288 | | |
| | | | 001FFF | | | | | | | 8192 | 8192 | | |
| PIC18F4610 | 64K | 40 | 0007FF | 003FFF | 007FFF | 00BFFF | 00FFFF | — | — | 2048 | 14336 | 49152 | 65536 |
| PIC18F4620 | 64K | 40 | 0007FF | 003FFF | 007FFF | 00BFFF | 00FFFF | — | — | 2048 | 14336 | 49152 | 65536 |
| PIC18F4680 | 64K | 40 | 0007FF | 003FFF | 007FFF | 00BFFF | 00FFFF | — | — | 2048 | 14336 | 49152 | 65536 |
| | | | 000FFF | | | | | | | 4096 | 12288 | | |
| | | | 001FFF | | | | | | | 8192 | 8192 | | |
| PIC18F4682 | 80K | 40 | 0007FF | 003FFF | 007FFF | 00BFFF | 00FFFF | 013FFF | — | 2048 | 14336 | 65536 | 81920 |
| | | | 000FFF | | | | | | | 4096 | 12288 | | |
| | | | 001FFF | | | | | | | 8192 | 8192 | | |
| PIC18F4685 | 96K | 44 | 0007FF | 003FFF | 007FFF | 00BFFF | 00FFFF | 013FFF | 017FFF | 2048 | 14336 | 81920 | 98304 |
| | | | 000FFF | | | | | | | 4096 | 12288 | | |
| | | | 001FFF | | | | | | | 8192 | 8192 | | |

Legend: — = unimplemented.

PIC18F2XXX/4XXX FAMILY

TABLE 5-5: CONFIGURATION WORD MASKS FOR COMPUTING CHECKSUMS

| Device | Configuration Word (CONFIGxx) | | | | | | | | | | | | | |
|------------|-------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| | 1L | 1H | 2L | 2H | 3L | 3H | 4L | 4H | 5L | 5H | 6L | 6H | 7L | 7H |
| | Address (3000xxh) | | | | | | | | | | | | | |
| | 0h | 1h | 2h | 3h | 4h | 5h | 6h | 7h | 8h | 9h | Ah | Bh | Ch | Dh |
| PIC18F2221 | 00 | CF | 1F | 1F | 00 | 87 | F5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F2321 | 00 | CF | 1F | 1F | 00 | 87 | F5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F2410 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F2420 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F2423 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F2450 | 3F | CF | 3F | 1F | 00 | 86 | ED | 00 | 03 | 40 | 03 | 60 | 03 | 40 |
| PIC18F2455 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 07 | C0 | 07 | E0 | 07 | 40 |
| PIC18F2458 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 07 | C0 | 07 | E0 | 07 | 40 |
| PIC18F2480 | 00 | CF | 1F | 1F | 00 | 86 | D5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F2510 | 00 | 1F | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2515 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2520 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2523 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2525 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2550 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2553 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2580 | 00 | CF | 1F | 1F | 00 | 86 | D5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2585 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2610 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2620 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2680 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F2682 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 3F | C0 | 3F | E0 | 3F | 40 |
| PIC18F2685 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 3F | C0 | 3F | E0 | 3F | 40 |
| PIC18F4221 | 00 | CF | 1F | 1F | 00 | 87 | F5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F4321 | 00 | CF | 1F | 1F | 00 | 87 | F5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F4410 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F4420 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F4423 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F4450 | 3F | CF | 3F | 1F | 00 | 86 | ED | 00 | 03 | 40 | 03 | 60 | 03 | 40 |
| PIC18F4455 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 07 | C0 | 07 | E0 | 07 | 40 |
| PIC18F4458 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 07 | C0 | 07 | E0 | 07 | 40 |
| PIC18F4480 | 00 | CF | 1F | 1F | 00 | 86 | D5 | 00 | 03 | C0 | 03 | E0 | 03 | 40 |
| PIC18F4510 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4515 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4520 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4523 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4525 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4550 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4553 | 3F | CF | 3F | 1F | 00 | 87 | E5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4580 | 00 | CF | 1F | 1F | 00 | 86 | D5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4585 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4610 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |

Legend: Shaded cells are unimplemented.

PIC18F2XXX/4XXX FAMILY

TABLE 5-5: CONFIGURATION WORD MASKS FOR COMPUTING CHECKSUMS (CONTINUED)

| Device | Configuration Word (CONFIGxx) | | | | | | | | | | | | | |
|------------|-------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| | 1L | 1H | 2L | 2H | 3L | 3H | 4L | 4H | 5L | 5H | 6L | 6H | 7L | 7H |
| | Address (30000xh) | | | | | | | | | | | | | |
| | 0h | 1h | 2h | 3h | 4h | 5h | 6h | 7h | 8h | 9h | Ah | Bh | Ch | Dh |
| PIC18F4620 | 00 | CF | 1F | 1F | 00 | 87 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4680 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 0F | C0 | 0F | E0 | 0F | 40 |
| PIC18F4682 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 3F | C0 | 3F | E0 | 3F | 40 |
| PIC18F4685 | 00 | CF | 1F | 1F | 00 | 86 | C5 | 00 | 3F | C0 | 3F | E0 | 3F | 40 |

Legend: Shaded cells are unimplemented.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
[http://www.microchip.com/
support](http://www.microchip.com/support)

Web Address:

www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland

Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110

Canada - Toronto

Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan

Tel: 86-769-8702-9880

China - Hangzhou

Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR

Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore

Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka

Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828

Taiwan - Taipei

Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf

Tel: 49-2129-3766400

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw

Tel: 48-22-3325737

Spain - Madrid

Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham

Tel: 44-118-921-5800
Fax: 44-118-921-5820

07/14/15