



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 4x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32zg210f32-qfn32t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **1 Ordering Information**

Table 1.1 (p. 2) shows the available EFM32ZG210 devices.

#### Table 1.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (⁰C)	Package
EFM32ZG210F4-QFN32	4	2	24	1.98 - 3.8	-40 - 85	QFN32
EFM32ZG210F8-QFN32	8	2	24	1.98 - 3.8	-40 - 85	QFN32
EFM32ZG210F16-QFN32	16	4	24	1.98 - 3.8	-40 - 85	QFN32
EFM32ZG210F32-QFN32	32	4	24	1.98 - 3.8	-40 - 85	QFN32

Visit **www.silabs.com** for information on global distributors and representatives.

## 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230  $\mu$ DMA controller licensed from ARM.

## 2.1.5 Reset Management Unit (RMU)

EFM<sup>®</sup>32

The RMU is responsible for handling the reset functionality of the EFM32ZG.

## 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32ZG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

## 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32ZG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

## 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

## 2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

## 2.1.10 Inter-Integrated Circuit Interface (I2C)

The  $I^2C$  module provides an interface between the MCU and a serial  $I^2C$ -bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the  $I^2C$  module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

# 2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

## 2.1.21 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

## 2.1.22 General Purpose Input/Output (GPIO)

In the EFM32ZG210, there are 24 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 14 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

## **2.2 Configuration Summary**

The features of the EFM32ZG210 is a subset of the feature set described in the EFM32ZG Reference Manual. Table 2.1 (p. 6) describes device specific implementation of the features.

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO,
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART1	Full configuration with I2S and IrDA	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration	TIM0_CC[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[3:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA

Table 2.1. Configuration Summary

## **EFM<sup>®</sup>32**

Module	Configuration	Pin Connections
GPIO	24 pins	Available pins are shown in Table 4.3 (p. 54)

## 2.3 Memory Map

The *EFM32ZG210* memory map is shown in Figure 2.2 (p. 7), with RAM and Flash sizes for the largest memory configuration.





## **3.4 Current Consumption**

#### Table 3.3. Current Consumption

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		24 MHz HFXO, all peripheral clocks disabled, V_DD= 3.0 V, $T_{AMB}$ =25°C		115	132	µA/ MHz
		24 MHz HFXO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		117	136	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		114	128	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		116	132	μΑ/ MHz
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		117	131	μΑ/ MHz
	EM0 current. No prescaling. Running prime number cal- culation code from	14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		118	133	μΑ/ MHz
'EMU	Flash. (Production test condition = 14 MHz)	11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		118	133	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		120	135	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		124	139	µA/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		125	142	μΑ/ MHz
		1.2 MHz HFRCO, all peripher- al clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		155	177	µA/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		162	181	μΑ/ MHz
		24 MHz HFXO, all peripheral clocks disabled, V_DD= 3.0 V, $T_{AMB}$ =25°C		48	57	μΑ/ MHz
I <sub>EM1</sub>	EM1 current (Pro-	24 MHz HFXO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		49	59	μΑ/ MHz
	duction test condi- tion = 14 MHz)	21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		48	52	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		49	53	µA/ MHz



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		14 MHz HFRCO, all peripher- al clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		50	54	µA/ MHz
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		51	56	µA/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		52	56	µA/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		53	58	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		57	63	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		59	66	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		89	99	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		92	103	µA/ MHz
1	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		0.9	1.25	μA
I <sub>EM2</sub>		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		1.7	2.35	μA
I <sub>EM3</sub>	EM3 current	EM3 current (ULFRCO en- abled, LFRCO/LFXO disabled), V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.5	0.9	μA
		EM3 current (ULFRCO en- abled, LFRCO/LFXO disabled), V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		1.3	2.0	μA
	FM4 current	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.02	0.035	μA
IEM4	EIVI4 CUITENT	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		0.29	0.700	μA

## 3.4.1 EM0 Current Consumption

*Figure 3.1. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 24 MHz* 



Figure 3.2. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 21 MHz





Figure 3.9. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11 MHz



Figure 3.10. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6 MHz



#### Table 3.5. Power Management

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>BODextthr</sub> -	BOD threshold on falling external sup- ply voltage		1.74		1.96	V
V <sub>BODextthr+</sub>	BOD threshold on rising external sup- ply voltage			1.85		V
t <sub>RESET</sub>	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		μs
CDECOUPLE	Voltage regulator decoupling capaci- tor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		μF

## 3.7 Flash

#### Table 3.6. Flash

Symbol	Parameter	Condition	Min	Тур	Max	Unit
EC <sub>FLASH</sub>	Flash erase cycles before failure		20000			cycles
		T <sub>AMB</sub> <150°C	10000			h
RET <sub>FLASH</sub>	Flash data retention	T <sub>AMB</sub> <85°C	10			years
		T <sub>AMB</sub> <70°C	20			years
t <sub>W_PROG</sub>	Word (32-bit) pro- gramming time		20			μs
t <sub>P_ERASE</sub>	Page erase time		20	20.4	20.8	ms
t <sub>D_ERASE</sub>	Device erase time		40	40.8	41.6	ms
I <sub>ERASE</sub>	Erase current				7 <sup>1</sup>	mA
I <sub>WRITE</sub>	Write current				7 <sup>1</sup>	mA
V <sub>FLASH</sub>	Supply voltage dur- ing flash erase and write		1.98		3.8	V

<sup>1</sup>Measured at 25°C

## 3.8 General Purpose Input Output

#### Table 3.7. GPIO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>IOIL</sub>	Input low voltage				0.30V <sub>DD</sub>	V
V <sub>IOIH</sub>	Input high voltage		0.70V <sub>DD</sub>			V
V <sub>IOOH</sub>	Output high volt- age (Production test condition = 3.0V, DRIVEMODE = STANDARD)	Sourcing 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.80V <sub>DD</sub>		V
		Sourcing 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.90V <sub>DD</sub>		V



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Sourcing 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.85V <sub>DD</sub>		V
		Sourcing 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.90V <sub>DD</sub>		V
		Sourcing 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75V <sub>DD</sub>			V
		Sourcing 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.85V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80V <sub>DD</sub>			V
		Sinking 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.20V <sub>DD</sub>		V
	Output low voltage (Production test	Sinking 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.10V <sub>DD</sub>		V
		Sinking 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.10V <sub>DD</sub>		V
N/		Sinking 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.05V <sub>DD</sub>		V
VIOOL	DRIVEMODE = STANDARD)	Sinking 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.30V <sub>DD</sub>	V
		Sinking 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.20V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.35V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.25V <sub>DD</sub>	V
I <sub>IOLEAK</sub>	Input leakage cur- rent	High Impedance IO connected to GROUND or Vdd		±0.1	±100	nA
R <sub>PU</sub>	I/O pin pull-up resis- tor			40		kOhm
R <sub>PD</sub>	I/O pin pull-down re- sistor			40		kOhm
R <sub>IOESD</sub>	Internal ESD series resistor			200		Ohm
t <sub>IOGLITCH</sub>	Pulse width of puls- es to be removed		10		50	ns



#### ...the world's most energy friendly microcontrollers

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	by the glitch sup- pression filter					
t <sub>IOOF</sub>	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOWEST and load capaci- tance $C_L$ =12.5-25pF.	20+0.1C <sub>L</sub>		250	ns
			20+0.1C <sub>L</sub>		250	ns
V <sub>IOHYST</sub>	I/O pin hysteresis (V <sub>IOTHR+</sub> - V <sub>IOTHR-</sub> )	V <sub>DD</sub> = 1.98 - 3.8 V	0.1V <sub>DD</sub>			V



#### Figure 3.19. Typical High-Level Output Current, 3.8V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH

## 3.9 Oscillators

## 3.9.1 LFXO

#### Table 3.8. LFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFXO</sub>	Supported nominal crystal frequency			32.768		kHz
ESR <sub>LFXO</sub>	Supported crystal equivalent series re- sistance (ESR)			30	120	kOhm
C <sub>LFXOL</sub>	Supported crystal external load range		5		25	pF
I <sub>LFXO</sub>	Current consump- tion for core and buffer after startup.	ESR=30 kOhm, C <sub>L</sub> =10 pF, LFXOBOOST in CMU_CTRL is 1		190		nA
t <sub>LFXO</sub>	Start- up time.	ESR=30 kOhm, C <sub>L</sub> =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1		1100		ms

For safe startup of a given crystal, the energyAware Designer in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

## 3.9.2 HFXO

#### Table 3.9. HFXO

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f <sub>HFXO</sub>	Supported nominal crystal Frequency		4		24	MHz
ESR <sub>HFXO</sub>	Supported crystal equivalent series re- sistance (ESR)	Crystal frequency 24 MHz		30	100	Ohm
		Crystal frequency 4 MHz		400	1500	Ohm
9 <sub>mHFXO</sub>	The transconduc- tance of the HFXO input transistor at crystal startup	HFXOBOOST in CMU_CTRL equals 0b11	20			mS
C <sub>HFXOL</sub>	Supported crystal external load range		5		25	pF
I <sub>HFXO</sub>	Current consump- tion for HFXO after startup	4 MHz: ESR=400 Ohm, C <sub>L</sub> =20 pF, HFXOBOOST in CMU_CTRL equals 0b11		85		μA
		24 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		165		μA
t <sub>HFXO</sub>	Startup time	24 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		785		μs

## 3.9.4 HFRCO

#### Table 3.11. HFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>HFRCO</sub>	Oscillation frequen- cy, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C	21 MHz frequency band 20.37		21.0	21.63	MHz
		14 MHz frequency band	13.58	14.0	14.42	MHz
		11 MHz frequency band	10.67	11.0	11.33	MHz
		7 MHz frequency band	6.40	6.60	6.80	MHz
		1 MHz frequency band	1.15	1.20	1.25	MHz
t <sub>HFRCO_settling</sub>	Settling time after start-up	ne after f <sub>HFRCO</sub> = 14 MHz		0.6		Cycles
I <sub>HFRCO</sub>	Current consump- tion (Production test condition = 14 MHz)	f <sub>HFRCO</sub> = 21 MHz		93	175	μA
		f <sub>HFRCO</sub> = 14 MHz		77	140	μA
		f <sub>HFRCO</sub> = 11 MHz		72	125	μA
		f <sub>HFRCO</sub> = 6.6 MHz		63	105	μA
		f <sub>HFRCO</sub> = 1.2 MHz		22	40	μA
TUNESTEP <sub>H-</sub> FRCO	Frequency step for LSB change in TUNING value			0.3 <sup>1</sup>		%

<sup>1</sup>The TUNING field in the CMU\_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

Figure 3.21. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature





Figure 3.22. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature



Figure 3.23. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature



Figure 3.24. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature





## 3.10.1 Typical performance

#### Figure 3.28. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C





	QFN32 Pin# Pin Alternate Functionality / Description and Name						
Pin#	Pin Name	Analog	Timers	Communication	Other		
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0		
4	IOVDD_0	Digital IO power supply 0.		I			
5	PC0	ACMP0_CH0	TIM0_CC1 #4 PCNT0_S0IN #2	US1_TX #0 I2C0_SDA #4	PRS_CH2 #0		
6	PC1	ACMP0_CH1	TIM0_CC2 #4 PCNT0_S1IN #2	US1_RX #0 I2C0_SCL #4	PRS_CH3 #0		
7	PB7	LFXTAL_P	TIM1_CC0 #3	US1_CLK #0			
8	PB8	LFXTAL_N	TIM1_CC1 #3	US1_CS #0			
9	RESETn	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.					
10	PB11	IDAC0_OUT	TIM1_CC2 #3				
11	AVDD_2	Analog power supply 2.					
12	PB13	HFXTAL_P		LEU0_TX #1			
13	PB14	HFXTAL_N		LEU0_RX #1			
14	IOVDD_3	Digital IO power supply 3.					
15	AVDD_0	Analog power supply 0.					
16	PD4	ADC0_CH4		LEU0_TX #0			
17	PD5	ADC0_CH5		LEU0_RX #0			
18	PD6	ADC0_CH6	TIM1_CC0 #4 PCNT0_S0IN #3	US1_RX #2/3 I2C0_SDA #1	ACMP0_O #2		
19	PD7	ADC0_CH7	TIM1_CC1 #4 PCNT0_S1IN #3	US1_TX #2/3 I2C0_SCL #1	CMU_CLK0 #2		
20	VDD_DREG	Power supply for on-chip voltage regulator.					
21	DECOUPLE	Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin.					
22	PC13		TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0				
23	PC14		TIM1_CC1 #0 PCNT0_S1IN #0	US1_CS #3	PRS_CH0 #2		
24	PC15		TIM1_CC2 #0	US1_CLK #3	PRS_CH1 #2		
25	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK #0 BOOT_TX		
26	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX		
27	PF2		TIM0_CC2 #5	LEU0_TX #4	GPIO_EM4WU4		
28	IOVDD_5	Digital IO power supply 5.					
29	PE10		TIM1_CC0 #1		PRS_CH2 #2		
30	PE11		TIM1_CC1 #1		PRS_CH3 #2		
31	PE12		TIM1_CC2 #1	I2C0_SDA #6	CMU_CLK1 #2		
32	PE13			I2C0_SCL #6	ACMP0_O #0 GPIO_EM4WU5		

Corrected all current values in Electrical Characteristics section.

Updated Cortex M0 related items in the memory map.

## 7.9 Revision 0.10

June 7th, 2011

Initial preliminary release.

## **B** Contact Information

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

Please visit the Silicon Labs Technical Support web page: http://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

# silabs.com











