
# E·XFL

#### Intel - 1SX250LH2F55E2VG Datasheet



Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

| Product Status          | Active   |
|-------------------------|--|
| Architecture            | MCU, FPGA  |
| Core Processor          | Quad ARM <sup>®</sup> Cortex <sup>®</sup> -A53 MPCore <sup>™</sup> with CoreSight <sup>™</sup> |
| Flash Size              | -  |
| RAM Size                | 256КВ  |
| Peripherals             | DMA, WDT   |
| Connectivity            | EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG                     |
| Speed                   | 1.5GHz   |
| Primary Attributes      | FPGA - 2500K Logic Elements  |
| Operating Temperature   | 0°C ~ 100°C (TJ)   |
| Package / Case          | 2912-BBGA, FCBGA   |
| Supplier Device Package | 2912-FBGA, FC (55x55)  |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/1sx250lh2f55e2vg                                    |
|                         |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Dedicated secure device manager (SDM) for:
  - Enhanced device configuration and security
  - AES-256, SHA-256/384 and ECDSA-256/384 encrypt/decrypt accelerators and authentication
  - Multi-factor authentication
  - Physically Unclonable Function (PUF) service and software programmable device configuration capability
- Comprehensive set of advanced power saving features delivering up to 70% lower power compared to previous generation high-performance FPGAs
- Non-destructive register state readback and writeback, to support ASIC prototyping and other applications

With these capabilities, Intel Stratix 10 FPGAs and SoCs are ideally suited for the most demanding applications in diverse markets such as:

- Compute and Storage—for custom servers, cloud computing and data center acceleration
- **Networking**—for Terabit, 400G and multi-100G bridging, aggregation, packet processing and traffic management
- Optical Transport Networks—for OTU4, 2xOTU4, 4xOTU4
- **Broadcast**—for high-end studio distribution, headend encoding/decoding, edge quadrature amplitude modulation (QAM)
- Military—for radar, electronic warfare, and secure communications
- Medical—for diagnostic scanners and diagnostic imaging
- Test and Measurement—for protocol and application testers
- Wireless—for next-generation 5G networks
- **ASIC Prototyping**—for designs that require the largest monolithic FPGA fabric with the highest I/O count

# 1.1. Intel Stratix 10 Family Variants


Intel Stratix 10 devices are available in FPGA (GX) and SoC (SX) variants.

- Intel Stratix 10 GX devices deliver up to 1 GHz core fabric performance and contain up to 5.5 million LEs in a monolithic fabric. They also feature up to 96 general purpose transceivers on separate transceiver tiles, and 2666 Mbps DDR4 external memory interface performance. The transceivers are capable of up to 28.3 Gbps short reach and across the backplane. These devices are optimized for FPGA applications that require the highest transceiver bandwidth and core fabric performance, with the power efficiency of Intel's industry-leading 14-nm Tri-Gate process technology.
- Intel Stratix 10 SX devices have a feature set that is identical to Intel Stratix 10 GX devices, with the addition of an embedded quad-core 64-bit ARM Cortex A53 hard processor system.



## 1.1.1. Available Options

#### Figure 1. Sample Ordering Code and Available Options for Intel Stratix 10 Devices



## 1.2. Innovations in Intel Stratix 10 FPGAs and SoCs

Intel Stratix 10 FPGAs and SoCs deliver many significant improvements over the previous generation high-performance Stratix V FPGAs.

#### Table 1. Key Features of Intel Stratix 10 Devices Compared to Stratix V Devices

| Feature             | Stratix V FPGAs   | Intel Stratix 10 FPGAs and SoCs   |
|---------------------|---|---|
| Process technology  | 28-nm TSMC (planar<br>transistor)                             | 14 nm Intel Tri-Gate (FinFET)   |
| Hard processor core | None  | Quad-core 64-bit ARM Cortex-A53<br>(SoC only)                           |
| Core architecture   | Conventional core architecture with conventional interconnect | HyperFlex core architecture with<br>Hyper-Registers in the interconnect |
| Core performance    | 500 MHz   | 1 GHz   |
| Power dissipation   | 1x  | As low as 0.3x  |



| Feature  | Stratix V FPGAs   | Intel Stratix 10 FPGAs and SoCs  |
|--|---|--|
| Logic density                                    | 952 KLE (monolithic)  | 5,500 KLE (monolithic)   |
| Embedded memory (M20K)                           | 52 Mbits  | 229 Mbits  |
| 18x19 multipliers                                | 3,926<br><i>Note:</i> Multiplier is 18x18 in<br>Stratix V devices.                  | 11,520<br>Note: Multiplier is 18x19 in Intel<br>Stratix 10 devices.  |
| Floating point DSP capability                    | Up to 1 TFLOP, requires soft floating point adder and multiplier                    | Up to 10 TFLOPS, hard IEEE 754<br>compliant single precision floating<br>point adder and multiplier  |
| Maximum transceivers                             | 66  | 96   |
| Maximum transceiver data rate (chip-to-<br>chip) | 28.05 Gbps  | 28.3 Gbps L-Tile<br>28.3 Gbps H-Tile   |
| Maximum transceiver data rate (backplane)        | 12.5 Gbps   | 12.5 Gbps L-Tile<br>28.3 Gbps H-Tile   |
| Hard memory controller                           | None  | DDR4 @ 1333 MHz/2666 Mbps<br>DDR3 @ 1067 MHz/2133 Mbps   |
| Hard protocol IP                                 | PCIe Gen3 x8 (up to 4 instances)  | PCIe Gen3 x16 (up to 4 instances)<br>SR-IOV (4 physical functions / 2k<br>virtual functions) on H-Tile devices<br>10GBASE-KR/40GBASE-KR4 FEC |
| Core clocking and PLLs                           | Global, quadrant and regional<br>clocks supported by fractional-<br>synthesis fPLLs | Programmable clock tree synthesis<br>supported by fractional synthesis<br>fPLLs and integer IO PLLs  |
| Register state readback and writeback            | Not available   | Non-destructive register state<br>readback and writeback for ASIC<br>prototyping and other applications                                      |

These innovations result in the following improvements:

- **Improved Core Logic Performance**: The HyperFlex core architecture combined with Intel's 14-nm Tri-Gate technology allows Intel Stratix 10 devices to achieve 2X the core performance compared to the previous generation
- **Lower Power**: Intel Stratix 10 devices use up to 70% lower power compared to the previous generation, enabled by 14-nm Intel Tri-Gate technology, the HyperFlex core architecture, and optional power saving features built into the architecture
- Higher Density: Intel Stratix 10 devices offer over five times the level of integration, with up to 5,500K logic elements (LEs) in a monolithic fabric, over 229 Mbits of embedded memory blocks (M20K), and 11,520 18x19 multipliers
- **Embedded Processing**: Intel Stratix 10 SoCs feature a Quad-Core 64-bit ARM Cortex-A53 processor optimized for power efficiency and software compatible with previous generation Arria and Cyclone SoC devices
- **Improved Transceiver Performance**: With up to 96 transceiver channels implemented in heterogeneous 3D SiP transceiver tiles, Intel Stratix 10 GX and SX devices support data rates up to 28.3 Gbps chip-to-chip and 28.3 Gbps across the backplane with signal conditioning circuits capable of equalizing over 30 dB of system loss
- **Improved DSP Performance**: The variable precision DSP block in Intel Stratix 10 devices features hard fixed and floating point capability, with up to 10 TeraFLOPS IEEE754 single-precision floating point performance

#### 1. Intel<sup>®</sup> Stratix<sup>®</sup> 10 GX/SX Device Overview S10-OVERVIEW | 2018.08.08



| Feature                                    | Description   |
|--|---|
| Power management                           | <ul> <li>SmartVID controlled core voltage, standard power devices</li> <li>0.85-V fixed core voltage, low static power devices available</li> <li>Intel Quartus<sup>®</sup> Prime Pro Edition integrated power analysis</li> </ul>  |
| High performance monolithic<br>core fabric | <ul> <li>HyperFlex core architecture with Hyper-Registers throughout the interconnect routing and at the inputs of all functional blocks</li> <li>Monolithic fabric minimizes compile times and increases logic utilization</li> <li>Enhanced adaptive logic module (ALM)</li> <li>Improved multi-track routing architecture reduces congestion and improves compile times</li> <li>Hierarchical core clocking architecture with programmable clock tree synthesis</li> <li>Fine-grained partial reconfiguration</li> </ul> |
| Internal memory blocks                     | <ul> <li>M20K—20-Kbit with hard ECC support</li> <li>MLAB—640-bit distributed LUTRAM</li> </ul>   |
| Variable precision DSP<br>blocks           | <ul> <li>IEEE 754-compliant hard single-precision floating point capability</li> <li>Supports signal processing with precision ranging from 18x19 up to 54x54</li> <li>Native 27x27 and 18x19 multiply modes</li> <li>64-bit accumulator and cascade for systolic FIRs</li> <li>Internal coefficient memory banks</li> <li>Pre-adder/subtractor improves efficiency</li> <li>Additional pipeline register increases performance and reduces power</li> </ul>  |
| Phase locked loops (PLL)                   | <ul> <li>Fractional synthesis PLLs (fPLL) support both fractional and integer modes</li> <li>Fractional mode with third-order delta-sigma modulation</li> <li>Precision frequency synthesis</li> <li>Integer PLLs adjacent to general purpose I/Os, support external memory, and LVDS interfaces, clock delay compensation, zero delay buffering</li> </ul>   |
| Core clock networks                        | <ul> <li>1 GHz fabric clocking</li> <li>667 MHz external memory interface clocking, supports 2666 Mbps DDR4 interface</li> <li>800 MHz LVDS interface clocking, supports 1600 Mbps LVDS interface</li> <li>Programmable clock tree synthesis, backwards compatible with global, regional and peripheral clock networks</li> <li>Clocks only synthesized where needed, to minimize dynamic power</li> </ul>  |


1. Intel<sup>®</sup> Stratix<sup>®</sup> 10 GX/SX Device Overview S10-OVERVIEW | 2018.08.08



| SoC Subsystem                   | Feature                    | Description  |
|---------------------------------|----------------------------|--|
|                                 | NAND flash controller      | • 1 ONFI 1.0, 8- and 16-bit support  |
|                                 | General-purpose I/O (GPIO) | Maximum of 48 software programmable GPIO   |
|                                 | Timers                     | <ul><li> 4 general-purpose timers</li><li> 4 watchdog timers</li></ul>   |
| Secure Device<br>Manager        | Security                   | <ul> <li>Secure boot</li> <li>Advanced Encryption Standard (AES) and authentication<br/>(SHA/ECDSA)</li> </ul> |
| External<br>Memory<br>Interface | External Memory Interface  | Hard Memory Controller with DDR4 and DDR3, and<br>LPDDR3   |

# 1.4. Intel Stratix 10 Block Diagram

#### Figure 2. Intel Stratix 10 FPGA and SoC Architecture Block Diagram



HPS: Quad ARM Cortex-A53 Hard Processor System SDM: Secure Device Manager EMIB: Embedded Multi-Die Interconnect Bridge

# 1.5. Intel Stratix 10 FPGA and SoC Family Plan

<sup>&</sup>lt;sup>(1)</sup> The number of 27x27 multipliers is one-half the number of 18x19 multipliers.



| Intel Stratix 10     | Interconnects |              | PLLs  |          | Hard IP                |  |
|----------------------|---------------|--------------|-------|----------|------------------------|--|
| GX/SX Device<br>Name | Maximum GPIOs | Maximum XCVR | fPLLs | I/O PLLs | PCIe Hard IP<br>Blocks |  |
| GX 2800/<br>SX 2800  | 1160          | 96           | 32    | 24       | 4                      |  |
| GX 4500/<br>SX 4500  | 1640          | 24           | 8     | 34       | 1                      |  |
| GX 5500/<br>SX 5500  | 1640          | 24           | 8     | 34       | 1                      |  |

#### Table 6.Intel Stratix 10 GX/SX FPGA and SoC Family Package Plan, part 1

Cell legend: General Purpose I/Os, High-Voltage I/Os, LVDS Pairs, Transceivers (2) (3) (4) (5) (6) (7)

| Intel Stratix 10 GX/SX<br>Device Name | F1152<br>HF35<br>(35x35 mm <sup>2</sup> ) | F1760<br>NF43<br>(42.5x42.5 mm <sup>2</sup> ) | F1760<br>NF43<br>(42.5x42.5 mm <sup>2</sup> ) |
|---------------------------------------|---|---|---|
| GX 400/<br>SX 400                     | 392, 8, 192, 24                           |   |   |
| GX 650/<br>SX 650                     | 392, 8, 192, 24                           | 400, 16, 192, 48                              |   |
| GX 850/<br>SX 850                     |   |   | 688, 16, 336, 48                              |
| GX 1100/<br>SX 1100                   |   |   | 688, 16, 336, 48                              |
| GX 1650/<br>SX 1650                   |   |   | 688, 16, 336, 48                              |
| GX 2100/<br>SX 2100                   |   |   | 688, 16, 336, 48                              |
| GX 2500/<br>SX 2500                   |   |   | 688, 16, 336, 48                              |
| GX 2800/                              |   |   | 688, 16, 336, 48<br>continued.                |

<sup>&</sup>lt;sup>(2)</sup> All packages are ball grid arrays with 1.0 mm pitch.

- <sup>(3)</sup> High-Voltage I/O pins are used for 3 V and 2.5 V interfacing.
- <sup>(4)</sup> Each LVDS pair can be configured as either a differential input or a differential output.
- <sup>(5)</sup> High-Voltage I/O pins and LVDS pairs are included in the General Purpose I/O count. Transceivers are counted separately.
- <sup>(6)</sup> Each package column offers pin migration (common circuit board footprint) for all devices in the column.
- <sup>(7)</sup> Intel Stratix 10 GX devices are pin migratable with Intel Stratix 10 SX devices in the same package.



| Intel Stratix 10 GX/SX<br>Device Name | F1152<br>HF35<br>(35x35 mm <sup>2</sup> ) | F1760<br>NF43<br>(42.5x42.5 mm <sup>2</sup> ) | F1760<br>NF43<br>(42.5x42.5 mm <sup>2</sup> ) |
|---------------------------------------|---|---|---|
| SX 2800                               |   |   |   |
| GX 4500/<br>SX 4500                   |   |   |   |
| GX 5500/<br>SX 5500                   |   |   |   |

#### Table 7. Intel Stratix 10 GX/SX FPGA and SoC Family Package Plan, part 2

Cell legend: General Purpose I/Os, High-Voltage I/Os, LVDS Pairs, Transceivers (2) (3) (4) (5) (6) (7)

| Intel Stratix 10<br>GX/SX Device Name | F2112<br>NF48<br>(47.5x47.5 mm <sup>2</sup> ) | F2397<br>UF50<br>(50x50 mm <sup>2</sup> ) | F2912<br>HF55<br>(55x55 mm <sup>2</sup> ) |
|---------------------------------------|---|---|---|
| GX 400/<br>SX 400                     |   |   |   |
| GX 650/<br>SX 650                     |   |   |   |
| GX 850/<br>SX 850                     | 736, 16, 360, 48                              |   |   |
| GX 1100/<br>SX 1100                   | 736, 16, 360, 48                              |   |   |
| GX 1650/<br>SX 1650                   |   | 704, 32, 336, 96                          |   |
| GX 2100/<br>SX 2100                   |   | 704, 32, 336, 96                          |   |
| GX 2500/<br>SX 2500                   |   | 704, 32, 336, 96                          | 1160, 8, 576, 24                          |
| GX 2800/<br>SX 2800                   |   | 704, 32, 336, 96                          | 1160, 8, 576, 24                          |
| GX 4500/<br>SX 4500                   |   |   | 1640, 8, 816, 24                          |
| GX 5500/<br>SX 5500                   |   |   | 1640, 8, 816, 24                          |






Each transceiver tile contains:

- 24 full-duplex transceiver channels (PMA and PCS)
- Reference clock distribution network
- Transmit PLLs
- High-speed clocking and bonding networks
- One instance of PCI Express hard IP

#### Figure 6. Heterogeneous 3D SiP Transceiver Tile Architecture



## 1.8. Intel Stratix 10 Transceivers

Intel Stratix 10 devices offer up to 96 total full-duplex transceiver channels. These channels provide continuous data rates from 1 Gbps to 28.3 Gbps for chip-to-chip, chip-to-module, and backplane applications. In each device, two thirds of the transceivers can be configured up to the maximum data rate of 28.3 Gbps to drive 100G interfaces and C form-factor pluggable CFP2/CFP4 optical modules. For longer-reach backplane driving applications, advanced adaptive equalization circuits are used to equalize over 30 dB of system loss.

All transceiver channels feature a dedicated Physical Medium Attachment (PMA) and a hardened Physical Coding Sublayer (PCS).

- The PMA provides primary interfacing capabilities to physical channels.
- The PCS typically handles encoding/decoding, word alignment, and other preprocessing functions before transferring data to the FPGA core fabric.



| Feature  | Capability  |
|--|---|
| Digitally Assisted Analog<br>CDR                                     | Superior jitter tolerance with fast lock time   |
| On-Die Instrumentation—<br>Eye Viewer and Jitter Margin<br>Tool      | Simplify board bring-up, debug, and diagnostics with non-intrusive, high-resolution eye monitoring (Eye Viewer). Also inject jitter from transmitter to test link margin in system. |
| Dynamic Reconfiguration  | Allows for independent control of each transceiver channel Avalon memory-mapped interface for the most transceiver flexibility.   |
| Multiple PCS-PMA and PCS-<br>Core to FPGA fabric interface<br>widths | 8-, 10-, 16-, 20-, 32-, 40-, or 64-bit interface widths for flexibility of deserialization width, encoding, and reduced latency   |

## **1.8.2. PCS Features**

Intel Stratix 10 PMA channels interface with core logic through configurable and bypassable PCS interface layers.

The PCS contains multiple gearbox implementations to decouple the PMA and PCS interface widths. This feature provides the flexibility to implement a wide range of applications with 8, 10, 16, 20, 32, 40, or 64-bit interface width between each transceiver and the core logic.

The PCS also contains hard IP to support a variety of standard and proprietary protocols across a wide range of data rates and encoding schemes. The Standard PCS mode provides support for 8B/10B encoded applications up to 12.5 Gbps. The Enhanced PCS mode supports 64B/66B and 64B/67B encoded applications up to 17.4 Gbps. The enhanced PCS mode also includes an integrated 10GBASE-KR/40GBASE-KR4 Forward Error Correction (FEC) circuit. For highly customized implementations, a PCS Direct mode provides an interface up to 64 bits wide to allow for custom encoding and support for data rates up to 28.3 Gbps.

For more information about the PCS-Core interface or the double rate transfer mode, refer to the *Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide*, and the *Intel Stratix 10 E-Tile Transceiver PHY User Guide*.

| PCS Protocol<br>Support                         | Data Rate (Gbps) | Transmitter Data Path   | Receiver Data Path   |
|---|------------------|---|--|
| Standard PCS                                    | 1 to 12.5        | Phase compensation FIFO, byte<br>serializer, 8B/10B encoder, bit-slipper,<br>channel bonding  | Rate match FIFO, word-aligner, 8B/10B decoder, byte deserializer, byte ordering  |
| PCI Express<br>Gen1/Gen2 x1,<br>x2, x4, x8, x16 | 2.5 and 5.0      | Same as Standard PCS plus PIPE 2.0 interface to core  | Same as Standard PCS plus PIPE 2.0 interface to core   |
| PCI Express Gen3<br>x1, x2, x4, x8,<br>x16      | 8.0              | Phase compensation FIFO, byte<br>serializer, encoder, scrambler, bit-<br>slipper, gear box, channel bonding, and<br>PIPE 3.0 interface to core, auto speed<br>negotiation | Rate match FIFO (0-600 ppm mode),<br>word-aligner, decoder, descrambler,<br>phase compensation FIFO, block sync,<br>byte deserializer, byte ordering, PIPE<br>3.0 interface to core, auto speed<br>negotiation |
| CPRI  | 0.6144 to 9.8    | Same as Standard PCS plus deterministic latency serialization   | Same as Standard PCS plus deterministic latency deserialization  |
|   | •                | •   | continued  |

#### Table 9. Transceiver PCS Features



| PCS Protocol<br>Support | Data Rate (Gbps) | Transmitter Data Path   | Receiver Data Path   |
|-------------------------|------------------|---|--|
| Enhanced PCS            | 2.5 to 17.4      | FIFO, channel bonding, bit-slipper, and gear box  | FIFO, block sync, bit-slipper, and gear box  |
| 10GBASE-R               | 10.3125          | FIFO, 64B/66B encoder, scrambler,<br>FEC, and gear box  | FIFO, 64B/66B decoder, descrambler, block sync, FEC, and gear box                                |
| Interlaken              | 4.9 to 17.4      | FIFO, channel bonding, frame<br>generator, CRC-32 generator,<br>scrambler, disparity generator, bit-<br>slipper, and gear box | FIFO, CRC-32 checker, frame sync,<br>descrambler, disparity checker, block<br>sync, and gear box |
| SFI-S/SFI-5.2           | 11.3             | FIFO, channel bonding, bit-slipper, and gear box  | FIFO, bit-slipper, and gear box  |
| IEEE 1588               | 1.25 to 10.3125  | FIFO (fixed latency), 64B/66B encoder, scrambler, and gear box  | FIFO (fixed latency), 64B/66B decoder, descrambler, block sync, and gear box                     |
| SDI                     | up to 12.5       | FIFO and gear box   | FIFO, bit-slipper, and gear box  |
| GigE                    | 1.25             | Same as Standard PCS plus GigE state machine  | Same as Standard PCS plus GigE state machine   |
| PCS Direct              | up to 28.3       | Custom  | Custom   |

#### **Related Information**

Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide

## 1.9. PCI Express Gen1/Gen2/Gen3 Hard IP

Intel Stratix 10 devices contain embedded PCI Express hard IP designed for performance, ease-of-use, increased functionality, and designer productivity.

The PCI Express hard IP consists of the PHY, Data Link, and Transaction layers. It also supports PCI Express Gen1/Gen2/Gen3 end point and root port, in x1/x2/x4/x8/x16 lane configurations. The PCI Express hard IP is capable of operating independently from the core logic (autonomous mode). This feature allows the PCI Express link to power up and complete link training in less than 100 ms, while the rest of the device is still in the process of being configured. The hard IP also provides added functionality, which makes it easier to support emerging features such as Single Root I/O Virtualization (SR-IOV) and optional protocol extensions.

The PCI Express hard IP has improved end-to-end data path protection using Error Checking and Correction (ECC). In addition, the hard IP supports configuration of the device via protocol (CvP) across the PCI Express bus at Gen1/Gen2/Gen3 rates.

## 1.10. Interlaken PCS Hard IP

Intel Stratix 10 devices have integrated Interlaken PCS hard IP supporting rates up to 17.4 Gbps per lane.

The Interlaken PCS hard IP is based on the proven functionality of the PCS developed for Intel's previous generation FPGAs, which has demonstrated interoperability with Interlaken ASSP vendors and third-party IP suppliers. The Interlaken PCS hard IP is present in every transceiver channel in Intel Stratix 10 devices.



Each I/O bank contains 48 general purpose I/Os and a high-efficiency hard memory controller capable of supporting many different memory types, each with different performance capabilities. The hard memory controller is also capable of being bypassed and replaced by a soft controller implemented in the user logic. The I/Os each have a hardened double data rate (DDR) read/write path (PHY) capable of performing key memory interface functionality such as:

- Read/write leveling
- FIFO buffering to lower latency and improve margin
- Timing calibration
- On-chip termination

The timing calibration is aided by the inclusion of hard microcontrollers based on Intel's Nios<sup>®</sup> II technology, specifically tailored to control the calibration of multiple memory interfaces. This calibration allows the Intel Stratix 10 device to compensate for any changes in process, voltage, or temperature either within the Intel Stratix 10 device itself, or within the external memory device. The advanced calibration algorithms ensure maximum bandwidth and robust timing margin across all operating conditions.

#### Table 10. External Memory Interface Performance

The listed speeds are for the 1-rank case.

| Interface     | Controller Type | Performance |
|---------------|-----------------|-------------|
| DDR4          | Hard            | 2666 Mbps   |
| DDR3          | Hard            | 2133 Mbps   |
| QDRII+        | Soft            | 1,100 Mtps  |
| QDRII+ Xtreme | Soft            | 1,266 Mtps  |
| QDRIV         | Soft            | 2,133 Mtps  |
| RLDRAM III    | Soft            | 2400 Mbps   |
| RLDRAM II     | Soft            | 533 Mbps    |

In addition to parallel memory interfaces, Intel Stratix 10 devices support serial memory technologies such as the Hybrid Memory Cube (HMC). The HMC is supported by the Intel Stratix 10 high-speed serial transceivers, which connect up to four HMC links, with each link running at data rates of 15 Gbps (HMC short reach specification).

Intel Stratix 10 devices also feature general purpose I/Os capable of supporting a wide range of single-ended and differential I/O interfaces. LVDS rates up to 1.6 Gbps are supported, with each pair of pins having both a differential driver and a differential input buffer. This enables configurable direction for each LVDS pair.


# 1.13. Adaptive Logic Module (ALM)

Intel Stratix 10 devices use a similar adaptive logic module (ALM) as the previous generation Arria 10 and Stratix V FPGAs, allowing for efficient implementation of logic functions and easy conversion of IP between the devices.

The ALM block diagram shown in the following figure has eight inputs with a fracturable look-up table (LUT), two dedicated embedded adders, and four dedicated registers.




The DSP blocks can be configured to support signal processing with precision ranging from 18x19 up to 54x54. A pipeline register has been added to increase the maximum operating frequency of the DSP block and reduce power consumption.




#### Figure 10. DSP Block: Standard Precision Fixed Point Mode

#### Figure 11. DSP Block: High Precision Fixed Point Mode







#### Figure 12. DSP Block: Single Precision Floating Point Mode

Each DSP block can be independently configured at compile time as either dual 18x19 or a single 27x27 multiply accumulate. With a dedicated 64-bit cascade bus, multiple variable precision DSP blocks can be cascaded to implement even higher precision DSP functions efficiently.

In floating point mode, each DSP block provides one single precision floating point multiplier and adder. Floating point additions, multiplications, mult-adds and mult-accumulates are supported.

The following table shows how different precisions are accommodated within a DSP block, or by utilizing multiple blocks.

| Multiplier Size                    | DSP Block Resources  | Expected Usage                  |
|------------------------------------|--|---------------------------------|
| 18x19 bits                         | 1/2 of Variable Precision DSP Block  | Medium precision fixed point    |
| 27x27 bits                         | 1 Variable Precision DSP Block   | High precision fixed point      |
| 19x36 bits                         | 1 Variable Precision DSP Block with external adder                                       | Fixed point FFTs                |
| 36x36 bits                         | 2 Variable Precision DSP Blocks with external adder                                      | Very high precision fixed point |
| 54x54 bits                         | 4 Variable Precision DSP Blocks with external adder                                      | Double Precision floating point |
| Single Precision<br>floating point | 1 Single Precision floating point adder, 1 Single<br>Precision floating point multiplier | Floating point                  |

#### Table 12. Variable Precision DSP Block Configurations



Complex multiplication is very common in DSP algorithms. One of the most popular applications of complex multipliers is the FFT algorithm. This algorithm has the characteristic of increasing precision requirements on only one side of the multiplier. The Variable Precision DSP block supports the FFT algorithm with proportional increase in DSP resources as the precision grows.

#### Table 13. Complex Multiplication With Variable Precision DSP Block

| Complex Multiplier<br>Size | DSP Block Resources             | FFT Usage              |
|----------------------------|---------------------------------|------------------------|
| 18x19 bits                 | 2 Variable Precision DSP Blocks | Resource optimized FFT |
| 27x27 bits                 | 4 Variable Precision DSP Blocks | Highest precision FFT  |

For FFT applications with high dynamic range requirements, the Intel FFT IP Core offers an option of single precision floating point implementation with resource usage and performance similar to high precision fixed point implementations.

Other features of the DSP block include:

- Hard 18-bit and 25-bit pre-adders
- Hard floating point multipliers and adders
- 64-bit dual accumulator (for separate I, Q product accumulations)
- Cascaded output adder chains for 18- and 27-bit FIR filters
- Embedded coefficient registers for 18- and 27-bit coefficients
- Fully independent multiplier outputs
- Inferability using HDL templates supplied by the Intel Quartus Prime software for most modes

The Variable Precision DSP block is ideal to support the growing trend towards higher bit precision in high performance DSP applications. At the same time, it can efficiently support the many existing 18-bit DSP applications, such as high definition video processing and remote radio heads. With the Variable Precision DSP block architecture and hard floating point multipliers and adders, Intel Stratix 10 devices can efficiently support many different precision levels up to and including floating point implementations. This flexibility can result in increased system performance, reduced power consumption, and reduce architecture constraints on system algorithm designers.

## 1.18. Hard Processor System (HPS)

The Intel Stratix 10 SoC Hard Processor System (HPS) is Intel's industry leading third generation HPS. Leveraging the performance of Intel's 14-nm Tri-Gate technology, Intel Stratix 10 SoC devices more than double the performance of previous generation SoCs with an integrated quad-core 64-bit ARM Cortex-A53. The HPS also enables system-wide hardware virtualization capabilities by adding a system memory management unit. These architecture improvements ensure that Intel Stratix 10 SoCs will meet the requirements of current and future embedded markets, including wireless and wireline communications, data center acceleration, and numerous military applications.



|                                | Quad ARM Cortex-A53-Based Hard Processor System                    |                        |                          |                               |                                 |                                 |
|--------------------------------|--|------------------------|--------------------------|-------------------------------|---------------------------------|---------------------------------|
| ARM Cor                        | tex -A53   | ARM Cortex -A53        |                          |                               | SD/SDIO/                        |                                 |
| NEON                           | FPU  | NEON                   |                          | FPU                           | USB OTG<br>(x2) <sup>1, 2</sup> | MMC <sup>1,2</sup>              |
| 32 KB I-Cache<br>with Parity   | 32 KB D-Cache<br>with ECC  | 32 KB I-Ca<br>with Par |                          | 32 KB D -Cache<br>with ECC    | (XZ)                            | DMA                             |
| ARM Cor                        | ARM Cortex -A53  |                        | M Cor                    | tex -A53                      | UART (x2)                       | (8 Channel) <sup>2</sup>        |
| NEON                           | FPU  | NEON                   |                          | FPU                           |                                 |                                 |
| 32 KB I-Cache<br>with Parity   | 32 KB D-Cache<br>with ECC  | 32 KB I-Ca<br>with Par |                          | 32 KB D-Cache<br>with ECC     | l²C (x5)                        | HPS IO                          |
| System                         | 1 MB L2 Cache with ECC       System MMU       Cache Coherency Unit |                        | EMAC (x3) <sup>1,2</sup> | NAND<br>Flash <sup>1, 2</sup> |                                 |                                 |
| JTAG Debug<br>or Trace         |  | 5 KB<br>Am²            |                          | Timers<br>(x8)                |                                 | SPI (x4)                        |
| Lightweight HPS<br>FPGA BRIDGE |  | o-FPGA<br>DGE          |                          | FPGA-to-HPS<br>BRIDGE         | HPS-to-SDM<br>SDM-to-HPS        | SDRAM<br>Scheduler <sup>3</sup> |
|                                | 4  |                        |                          |                               |                                 |                                 |
| FPGA Fabric                    |  |                        |                          |                               | SDM                             | Hard Memory<br>Controller       |

### Figure 13. HPS Block Diagram

Notes:

1. Integrated direct memory access (DMA)

2. Integrated error correction code (ECC)

3. Multiport front-end interface to hard memory controller

## **1.18.1. Key Features of the Intel Stratix 10 HPS**

## Table 14. Key Features of the Intel Stratix 10 GX/SX HPS

| Feature   | Description  |
|---|--|
| Quad-core ARM Cortex-A53<br>MPCore processor unit | <ul> <li>2.3 MIPS/MHz instruction efficiency</li> <li>CPU frequency up to 1.5 GHz</li> <li>At 1.5 GHz total performance of 13,800 MIPS</li> <li>ARMv8-A architecture</li> <li>Runs 64-bit and 32-bit ARM instructions</li> <li>16-bit and 32-bit Thumb instructions for 30% reduction in memory footprint</li> <li>Jazelle<sup>®</sup> RCT execution architecture with 8-bit Java bytecodes</li> </ul> |
|   | continued  |


#### 1. Intel<sup>®</sup> Stratix<sup>®</sup> 10 GX/SX Device Overview S10-OVERVIEW | 2018.08.08



| Feature                                | Description   |
|--|---|
| Communication Interface<br>Controllers | <ul> <li>Three 10/100/1000 Ethernet media access controls (MAC) with integrated DMA <ul> <li>Supports RGMII and RMII external PHY Interfaces</li> <li>Option to support other PHY interfaces through FPGA logic</li> <li>GMII</li> <li>MII</li> <li>RMII (requires GMII to RMII adapter)</li> <li>RGMII (requires GMII to RGMII adapter)</li> <li>SGMII (requires GMII to SGMII adapter)</li> <li>SUpports IEEE 1588-2002 and IEEE 1588-2008 standards for precision networked clock synchronization</li> <li>Supports IEEE 802.1Q VLAN tag detection for reception frames</li> <li>Supports IEEE 402.1Q VLAN tag detection for reception frames</li> <li>Supports Ethernet AVB standard</li> </ul> Two USB On-the-Go (OTG) controllers with DMA <ul> <li>Dual-Role Device (device and host functions)</li> <li>High-speed (12 Mbps)</li> <li>Low-speed (1.5 Mbps)</li> <li>Supports IDS 1.1 (full-speed and low-speed)</li> </ul> Integrated descriptor-based scatter-gather DMA <ul> <li>Support for external ULPI PHY</li> <li>Up to 16 bidirectional endpoints, including control endpoint</li> <li>Up to 16 host channels</li> <li>Supports to TI.3 and OTG 2.0 modes</li> </ul> Five I<sup>2</sup>C controllers (three can be used by EMAC for MIO to external PHY) <ul> <li>Support both 100Kbps and 400Kbps modes</li> <li>Support Master and Slave operating mode</li> </ul> Two UART 16550 compatible <ul> <li>Programmable baud rate up to 115.2Kbaud</li> <li>Four serial peripheral interfaces (SPI) (2 Master, 2 Slaves)</li> <li>Full and Half duplex</li> </ul></li></ul> |
| Timers and I/O                         | <ul> <li>Timers <ul> <li>4 general-purpose timers</li> <li>4 watchdog timers</li> </ul> </li> <li>48 HPS direct I/O allow HPS peripherals to connect directly to I/O</li> <li>Up to three IO48 banks may be assigned to HPS for HPS DDR access</li> </ul>   |
| Interconnect to Logic Core             | <ul> <li>FPGA-to-HPS Bridge         <ul> <li>Allows IP bus masters in the FPGA fabric to access to HPS bus slaves</li> <li>Configurable 32-, 64-, or 128-bit AMBA AXI interface</li> </ul> </li> <li>HPS-to-FPGA Bridge         <ul> <li>Allows HPS bus masters to access bus slaves in FPGA fabric</li> <li>Configurable 32-, 64-, or 128-bit AMBA AXI interface allows high-bandwidth HPS master transactions to FPGA fabric</li> <li>HPS-to-SDM and SDM-to-HPS Bridges                 <ul></ul></li></ul></li></ul>   |



#### Figure 14. SDM Block Diagram



During configuration, Intel Stratix 10 devices are divided into logical sectors, each of which is managed by a local sector manager (LSM). The SDM passes configuration data to each of the LSMs across the on-chip configuration network. This allows the sectors to be configured independently, one at a time, or in parallel. This approach achieves simplified sector configuration and reconfiguration, as well as reduced overall configuration time due to the inherent parallelism. The same sector-based approach is used to respond to single-event upsets and security attacks.

While the sectors provide a logical separation for device configuration and reconfiguration, they overlay the normal rows and columns of FPGA logic and routing. This means there is no impact to the Intel Quartus Prime software place and route, and no impact to the timing of logic signals that cross the sector boundaries.



The SDM enables robust, secure, fully-authenticated device configuration. It also allows for customization of the configuration scheme, which can enhance device security. For configuration and reconfiguration, this approach offers a variety of advantages:

- Dedicated secure configuration manager
- Reduced device configuration time, because sectors are configured in parallel
- Updateable configuration process
- Reconfiguration of one or more sectors independent of all other sectors
- Zeroization of individual sectors or the complete device

The SDM also provides additional capabilities such as register state readback and writeback to support ASIC prototyping and other applications.

## **1.21. Device Security**

Building on top of the robust security features present in the previous generation devices, Intel Stratix 10 FPGAs and SoCs include a number of new and innovative security enhancements. These features are also managed by the SDM, tightly coupling device configuration and reconfiguration with encryption, authentication, key storage and anti-tamper services.

Security services provided by the SDM include:

- Bitstream encryption
- Multi-factor authentication
- Hard encryption and authentication acceleration; AES-256, SHA-256/384, ECDSA-256/384
- Volatile and non-volatile encryption key storage and management
- Boot code authentication for the HPS
- Physically Unclonable Function (PUF) service
- Updateable configuration process
- Secure device maintenance and upgrade functions
- Side channel attack protection
- Scripted response to sensor inputs and security attacks, including selective sector zeroization
- Readback, JTAG and test mode disable
- Enhanced response to single-event upsets (SEU)

The SDM and associated security services provide a robust, multi-layered security solution for your Intel Stratix 10 design.

## **1.22. Configuration via Protocol Using PCI Express**

Configuration via protocol using PCI Express allows the FPGA to be configured across the PCI Express bus, simplifying the board layout and increasing system integration. Making use of the embedded PCI Express hard IP operating in autonomous mode before the FPGA is configured, this technique allows the PCI Express bus to be



powered up and active within the 100 ms time allowed by the PCI Express specification. Intel Stratix 10 devices also support partial reconfiguration across the PCI Express bus which reduces system down time by keeping the PCI Express link active while the device is being reconfigured.

# 1.23. Partial and Dynamic Reconfiguration

Partial reconfiguration allows you to reconfigure part of the FPGA while other sections continue running. This capability is required in systems where uptime is critical, because it allows you to make updates or adjust functionality without disrupting services.

In addition to lowering power and cost, partial reconfiguration also increases the effective logic density by removing the necessity to place in the FPGA those functions that do not operate simultaneously. Instead, these functions can be stored in external memory and loaded as needed. This reduces the size of the required FPGA by allowing multiple applications on a single FPGA, saving board space and reducing power. The partial reconfiguration process is built on top of the proven incremental compile design flow in the Intel Quartus Prime design software

Dynamic reconfiguration in Intel Stratix 10 devices allows transceiver data rates, protocols and analog settings to be changed dynamically on a channel-by-channel basis while maintaining data transfer on adjacent transceiver channels. Dynamic reconfiguration is ideal for applications that require on-the-fly multiprotocol or multi-rate support. Both the PMA and PCS blocks within the transceiver can be reconfigured using this technique. Dynamic reconfiguration of the transceivers can be used in conjunction with partial reconfiguration of the FPGA to enable partial reconfiguration of both core and transceivers simultaneously.

# 1.24. Fast Forward Compile

The innovative Fast Forward Compile feature in the Intel Quartus Prime software identifies performance bottlenecks in your design and provides detailed, step-by-step performance improvement recommendations that you can then implement. The Compiler reports estimates of the maximum operating frequency that can be achieved by applying the recommendations. As part of the new Hyper-Aware design flow, Fast Forward Compile maximizes the performance of your Intel Stratix 10 design and achieves rapid timing closure.

Previously, this type of optimization required multiple time-consuming design iterations, including full design re-compilation to determine the effectiveness of the changes. Fast Forward Compile enables you to make better decisions about where to focus your optimization efforts, and how to increase your design performance and throughput. This technique removes much of the guesswork of performance exploration, resulting in fewer design iterations and as much as 2X core performance gains for Intel Stratix 10 designs.

# 1.25. Single Event Upset (SEU) Error Detection and Correction

Intel Stratix 10 FPGAs and SoCs offer robust SEU error detection and correction circuitry. The detection and correction circuitry includes protection for Configuration RAM (CRAM) programming bits and user memories. The CRAM is protected by a continuously running parity checker circuit with integrated ECC that automatically corrects one or two bit errors and detects higher order multibit errors.





The physical layout of the CRAM array is optimized to make the majority of multi-bit upsets appear as independent single-bit or double-bit errors which are automatically corrected by the integrated CRAM ECC circuitry. In addition to the CRAM protection, the user memories also include integrated ECC circuitry and are layout optimized for error detection and correction.

The SEU error detection and correction hardware is supported by both soft IP and the Intel Quartus Prime software to provide a complete SEU mitigation solution. The components of the complete solution include:

- Hard error detection and correction for CRAM and user M20K memory blocks
- Optimized physical layout of memory cells to minimize probability of SEU
- Sensitivity processing soft IP that reports if CRAM upset affects a used or unused bit
- Fault injection soft IP with the Intel Quartus Prime software support that changes state of CRAM bits for testing purposes
- Hierarchy tagging in the Intel Quartus Prime software
- Triple Mode Redundancy (TMR) used for the Secure Device Manager and critical on-chip state machines

In addition to the SEU mitigation features listed above, the Intel 14-nm Tri-Gate process technology used for Intel Stratix 10 devices is based on FinFET transistors which have reduced SEU susceptibility versus conventional planar transistors.

# **1.26.** Document Revision History for the Intel Stratix **10** GX/SX Device Overview

| Document<br>Version | Changes  |
|---------------------|--|
| 2018.08.08          | <ul> <li>Made the following changes:</li> <li>Changed the specs for QDRII+ and QDRII+ Xtreme and added specs for QDRIV in the "External Memory Interface Performance" table.</li> <li>Updated description of the power options in the "Sample Ordering COde and Available Options for Intel Stratix 10 Devices" figure.</li> <li>Changed the description of the technology and power management features in the "Intel Stratix 10 FPGA and SoC Common Device Features" table.</li> <li>Changed the description of SmartVID in the "Power Management" section.</li> <li>Changed the direction arrow from the coefficient registers block in the "DSP Block: High Precision Fixed Point Mode" figure.</li> </ul> |
| 2017.10.30          | <ul> <li>Made the following changes:</li> <li>Removed the embedded eSRAM feature globally.</li> <li>Removed the Low Power (VID) and Military operating temperature options, and package code 53 from the "Sample Ordering Code and Available Options for Stratix 10 Devices" figure.</li> <li>Changed the Maximum transceiver data rate (chip-to-chip) specification for L-Tile devices in the "Key Features of Intel Stratix 10 Devices Compared to Stratix V Devices" table.</li> </ul>  |
| 2016.10.31          | <ul> <li>Made the following changes:</li> <li>Changed the number of available transceivers to 96, globally.</li> <li>Changed the single-precision floating point performance to 10 TeraFLOPS, globally.</li> <li>Changed the maximum datarate to 28.3 Gbps, globally.</li> <li>Changed some of the features listed in the "Stratix 10 GX/SX Device Overview" section.</li> <li>Changed descriptions for the GX and SX devices in the "Stratix 10 Family Variants" section.</li> <li>Changed the "Sample Ordering Code and Available Options for Stratix 10 Devices" figure.</li> </ul>   |
|                     | continued  |