



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf72t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1											
80h ⁽¹⁾	INDF	Addressi	ng this loca	tion uses cor	ntents of FSR	to address	data memor	y (not a phys	ical register)	0000 0000	19
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	13
82h ⁽¹⁾	PCL	Program	Counter's	PC) Least S	ignificant By	te	-	-		0000 0000	18
83h (1)	STATUS	IRP	RP1	RP0	ТО	PD	Z	DC	С	0001 1xxx	12
84h (1)	FSR	Indirect [Data Memo	ry Address F	Pointer					xxxx xxxx	19
85h	TRISA		_	PORTA Dat	a Direction F	Register				11 1111	21
86h	TRISB	PORTB	Data Direct	on Register						1111 1111	23
87h	TRISC	PORTC	Data Direct	ion Register						1111 1111	25
88h	_	Unimple	mented							_	_
89h		Unimple	mented							_	_
8Ah ^(1,2)	PCLATH		—	_	Write Buffer	for the uppe	er 5 bits of th	ne PC		0 0000	18
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	14
8Ch	PIE1		ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	15
8Dh	_	Unimple	mented							_	—
8Eh	PCON		_	_	—	_	_	POR	BOR	qq	17
8Fh		Unimple	mented							_	_
90h		Unimple	mented							_	_
91h		Unimple	mented							_	_
92h	PR2	Timer2 F	Period Regis	ster						1111 1111	41
93h	SSPADD	Synchro	nous Serial	Port (I ² C mo	ode) Address	Register	-	-		0000 0000	43,48
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	44
95h		Unimple	mented							_	—
96h	_	Unimple	mented							_	_
97h		Unimple	mented							_	—
98h	_	Unimple	mented							_	_
99h	_	Unimple	mented							_	_
9Ah	_	Unimple	mented							_	_
9Bh	_	Unimple	mented							_	_
9Ch		Unimple	mented							_	_
9Dh		Unimple	mented							_	_
9Eh	_	Unimple	mented								
9Fh	ADCON1		_	_	_	_	PCFG2	PCFG1	PCFG0	000	54

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. \\ Shaded locations are unimplemented, read as '0'.$

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: This bit always reads as a '1'.

2.2.2.3 INTCON Register

The INTCON Register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts. Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

				•			R/W-x	
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	
bit 7							bit 0	
GIE: Globa	al Interrupt E	nable bit						
		•	5					
PEIE: Per	ipheral Interru	upt Enable bi	t					
			•					
TMR0IE:	MR0 Overflo	w Interrupt E	nable bit					
INTE: RBO)/INT Externa	al Interrupt Er	nable bit					
RBIE: RB Port Change Interrupt Enable bit								
	•	•	•					
TMR0IF: 7	MR0 Overflo	w Interrupt F	lag bit					
			must be clea	red in softw	are)			
INTF: RBC)/INT Externa	Interrupt Fla	ag bit					
					ed in softwa	re)		
RBIF: RB	Port Change	Interrupt Fla	g bit					
				RBIF. Read	ing PORTB	will end the	e mismatch	
		•	•	•	e cleared ir	n software)		
Legend:								
R = Reada	able bit	VV = VVr	itable bit	U = Unim	plemented l	bit, read as	'O'	
	R/W-0 GIE bit 7 GIE: Globa 1 = Enable 0 = Disabl PEIE: Peri 1 = Enable 0 = Disabl TMROIE: T 1 = Enable 0 = Disabl INTE: RBC 1 = Enable 0 = Disabl RBIE: RB 1 = Enable 0 = Disabl TMROIF: T 1 = TMRO 0 = TMRO I = TMRO I = TMRO I = The R 0 = The R RBIF: RB A mismatc condition a 1 = At leas 0 = None Legend:	R/W-0R/W-0GIEPEIEbit 7GIE: Global Interrupt EI1 = Enables all unmask0 = Disables all interruptPEIE: Peripheral Interrupt1 = Enables all unmask0 = Disables all periphetTMROIE: TMR0 Overflot1 = Enables the TMR00 = Disables the TMR00 = Disables the TMR00 = Disables the TMR00 = Disables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB0/INT0 = Disables the RB port0 = Disables the RB port1 = Enables the RB port0 = Disables the RB port1 = TMR0 register has0 = TMR0 register did rINTF: RB0/INT Externat1 = The RB0/INT externat1 = At least one of the RB7: R0 = None of the RB7: R	R/W-0R/W-0R/W-0GIEPEIETMROIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripherat0 = Disables all peripheral interruptsTMROIE: TMRO Overflow InterruptINTE: RBO/INT Overflow InterruptINTE: RBO/INT External Interrupt Enables the TMRO interruptINTE: RBO/INT External Interrupt Enables the RBO/INT external in0 = Disables the RB port change interrupt EnablesI = Enables the RB port change interrupt EnablesI = TMRO register has overflowed (0)OVERFIGUE Interrupt FII = TMRO register has overflowed (0)INTF: RBO/INT External Interrupt FII = TMRO register has overflowed (0)INTF: RBO/INT external Interrupt FII = TMRO register has overflowed (1)I = TMRO register has overflowed (1) <td co<="" td=""><td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupt1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupt1 = Enables the TMRO Overflow Interrupt Enable bit1 = Enables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RB port change interrupt1 = TMRO register has overflowed (must be clear0 = TMRO register did not overflowINTF: RBO/INT external interrupt Flag bit1 = The RBO/INT external interrupt flag bit1 = At least one of the RB7:RB4 pins changed state0 = None of the RB7:RB4 pins have changed state</td><td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTERBIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interruptsTMROIE: TMR0 Overflow Interrupt Enable bit1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB port change interrupt0 = TMR0 register has overflowed (must be cleared in softw0 = TMR0 register did not overflowINTF: RB0/INT External Interrupt Flag bit1 = The RB0/INT external interrupt occurred (must be cleared0 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = At least one of the RB7:RB4 pins changed state (must b0 = None of the RB7:RB4 pins have changed stateLegend:</td><td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE TMR0IF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT external interrupt Flag bit 1 = The RB0/INT external interrupt flag bit <</td><td>GIE PEIE TMROIE INTE RBIE TMROIF INTF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all peripheral interrupts TMROIE: TMRO Overflow Interrupt Enable bit 1 = Enables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the RBO/INT External interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMRO register has overflowed (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT external interrupt occurred (must be cleared in software) 0 = Th</td></td>	<td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupt1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupt1 = Enables the TMRO Overflow Interrupt Enable bit1 = Enables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RB port change interrupt1 = TMRO register has overflowed (must be clear0 = TMRO register did not overflowINTF: RBO/INT external interrupt Flag bit1 = The RBO/INT external interrupt flag bit1 = At least one of the RB7:RB4 pins changed state0 = None of the RB7:RB4 pins have changed state</td> <td>R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTERBIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interruptsTMROIE: TMR0 Overflow Interrupt Enable bit1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB port change interrupt0 = TMR0 register has overflowed (must be cleared in softw0 = TMR0 register did not overflowINTF: RB0/INT External Interrupt Flag bit1 = The RB0/INT external interrupt occurred (must be cleared0 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = At least one of the RB7:RB4 pins changed state (must b0 = None of the RB7:RB4 pins have changed stateLegend:</td> <td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE TMR0IF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT external interrupt Flag bit 1 = The RB0/INT external interrupt flag bit <</td> <td>GIE PEIE TMROIE INTE RBIE TMROIF INTF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all peripheral interrupts TMROIE: TMRO Overflow Interrupt Enable bit 1 = Enables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the RBO/INT External interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMRO register has overflowed (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT external interrupt occurred (must be cleared in software) 0 = Th</td>	R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupts0 = Disables all peripheral interrupt1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupt1 = Enables the TMRO Overflow Interrupt Enable bit1 = Enables the TMRO interrupt0 = Disables the TMRO interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RBO/INT external interrupt0 = Disables the RB port change interrupt1 = TMRO register has overflowed (must be clear0 = TMRO register did not overflowINTF: RBO/INT external interrupt Flag bit1 = The RBO/INT external interrupt flag bit1 = At least one of the RB7:RB4 pins changed state0 = None of the RB7:RB4 pins have changed state	R/W-0R/W-0R/W-0R/W-0GIEPEIETMROIEINTERBIEbit 7GIE: Global Interrupt Enable bit1 = Enables all unmasked interrupts0 = Disables all interruptsPEIE: Peripheral Interrupt Enable bit1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interruptsTMROIE: TMR0 Overflow Interrupt Enable bit1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the TMR0 interrupt0 = Disables the RB0/INT external interrupt0 = Disables the RB port change interrupt0 = TMR0 register has overflowed (must be cleared in softw0 = TMR0 register did not overflowINTF: RB0/INT External Interrupt Flag bit1 = The RB0/INT external interrupt occurred (must be cleared0 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = The RB0/INT external interrupt Flag bit1 = At least one of the RB7:RB4 pins changed state (must b0 = None of the RB7:RB4 pins have changed stateLegend:	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GIE PEIE TMR0IE INTE RBIE TMR0IF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT external interrupt Flag bit 1 = The RB0/INT external interrupt flag bit <	GIE PEIE TMROIE INTE RBIE TMROIF INTF bit 7 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit 1 = Enables all unmasked peripheral interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all peripheral interrupts TMROIE: TMRO Overflow Interrupt Enable bit 1 = Enables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the TMRO interrupt 0 = Disables the RBO/INT External interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RBO/INT external interrupt 0 = Disables the RB port change interrupt 0 = TMRO register has overflowed (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = TMRO register did not overflow INTF: RB0/INT external interrupt occurred (must be cleared in software) 0 = Th

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

4.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 4-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PIC[™] Mid-Range MCU Family Reference Manual (DS33023).

4.1 Timer0 Operation

Timer mode is selected by clearing bit T0CS (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/ T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 4.3.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 4.4 details the operation of the prescaler.

4.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine, before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

FIGURE 4-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- RESET from CCP module trigger

Timer1 has a control register, shown in Register 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-2 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the PIC[™] Mid-Range MCU Reference Manual, (DS33023).

5.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- · As a synchronous counter
- · As an asynchronous counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 8.0).

REGISTER 5-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

0117-0	Unimplemented: Read as 0									
bit 5-4	T1CKPS1:T1CKPS0: ⊤	imer1 Input Clock Prese	cale Select bits							
	11 = 1:8 Prescale value									
	10 = 1:4 Prescale value 01 = 1:2 Prescale value									
	01 = 1.2 Prescale value									
bit 3	T1OSCEN: Timer1 Osci	Ilator Enable Control bi	t							
	1 = Oscillator is enabled	Ł								
	0 = Oscillator is shut-off	 0 = Oscillator is shut-off (The oscillator inverter is turned off to eliminate power drain.) 								
bit 2	T1SYNC: Timer1 Extern	al Clock Input Synchro	nization Control bit							
	<u>TMR1CS = 1:</u>									
	1 = Do not synchronize external clock input									
	0 = Synchronize external clock input									
	<u>TMR1CS = 0:</u> This hit is impared. Time	rd upped the internel ele-	al when TMD4CC (0)							
6.16 A	This bit is ignored. Time		3K when 1WR 103 = 0							
bit 1	TMR1CS: Timer1 Clock Source Select bit									
	1 = External clock from0 = Internal clock (Fosc		I (on the rising edge)							
bit 0	TMR1ON: Timer1 On bi	t								
	1 = Enables Timer1									
	0 = Stops Timer1									
	Legend:									
	R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'						
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						

6.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register, shown in Register 6-1. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-1 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PIC[™] Mid-Range MCU Reference Manual, (DS33023).

6.1 Timer2 Operation

Timer2 can be used as the PWM time-base for PWM mode of the CCP module.

The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

6.2 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- A write to the T2CON register
- Any device RESET (Power-on Reset, MCLR , WDT Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.


6.3 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

6.4 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate a shift clock.

FIGURE 6-1: TIMER2 BLOCK DIAGRAM



8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven High
- Driven Low
- Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.


The output may become inverted when the mode of the module is changed from Compare/Clear on Match (CCPxM<3:0> = '1001') to Compare/Set on Match (CCPxM<3:0> = '1000'). This may occur as a result of any operation that selectively clears bit CCPxM0, such as a BCF instruction.

When this condition occurs, the output becomes inverted when the instruction is executed. It will remain inverted for all following Compare operations, until the module is reset.

FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM

Special event trigger will:

- RESET Timer1, but not set interrupt flag bit TMR1IF (PIR1<0>)
- Set bit GO/DONE (ADCON0<2>) bit, which starts an A/D conversion



8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated that may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCP1 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

9.3.1.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

9.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-7).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave device, the slave logic is reset (resets SSPSTAT register) and the slave device then monitors for another occurrence of the START bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RC3/SCK/SCL should be enabled by setting bit CKP.

TABLE 9-2:	DATA TRANSFER RECEIVED BYTE ACTIO	NS
IADLE 3-Z.	DATA TRANSFER RECEIVED BITE ACTIO	UND -

	ts as Data s Received			Set bit SSPIF		
BF	SSPOV	$SSPSR \rightarrow SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

9.3.2 MASTER MODE OPERATION

Master mode operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle, based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is IDLE and both the S and P bits are clear.

In Master mode operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So, when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode operation can be done with either the Slave mode IDLE (SSPM3:SSPM0 = 1011), or with the Slave mode active. When both Master mode operation and Slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on Master mode operation, see AN554 - Software Implementation of l^2C Bus Master.

9.3.3 MULTI-MASTER MODE OPERATION

In Multi-Master mode operation, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle, based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is IDLE and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master mode operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the Slave device continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

For more information on Multi-Master mode operation, see AN578 - Use of the SSP Module in the l^2C Multi-Master Environment.

TABLE 9-3: REGISTERS ASSOCIATED WITH I'C OPERATION											
Address	Name	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0				Value on POR, BOR	Value on all other RESETS			
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	0000 0000
8Ch	PIE1	—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-00000	0000 0000
13h	SSPBUF	Synchron	ous Seria	I Port Recei	ve Buffer	/Transmit	Register			xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchron	ous Seria	l Port (l ² C n	node) Ad	dress Reg	gister			0000 0000	0000 0000
14h	SSPCON	WCOL	WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0							0000 0000	0000 0000
94h	SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC	PORTC D	PORTC Data Direction Register							1111 1111	1111 1111

 TABLE 9-3:
 REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: Maintain these bits clear in I^2C mode.

NOTES:

U-1 U-1	U-1	U-1	U-1	U-1	U-1	u-1	U-1	u-1	u-1	u-1	u-1	u-1
	_				_	BOREN	—	СР	PWRTEN	WDTEN	F0SC1	F0SC0
bit13												bit0
oit 13-7	Unimp	emente	d: Read	as '1'								
oit 6	BORE	I: Browr	n-out Re	set Ena	ble bit ⁽²⁾)						
		R enable R disable										
oit 5	Unimp	emente	d: Read	l as '1'								
oit 4			-	emory (Code Pr	otection bit	t					
		le proteo nemory		s code j	protecte	d						
oit 3	PWRTE	N: Pow	er-up Ti	mer Ena	able bit							
	=	RT disal RT enat										
oit 2		: Watch	•	ner Enat	ole bit							
		T enable T disabl										
oit 1-0	FOSC1	:FOSCO	: Oscilla	ator Sele	ection bi	ts						
		C oscilla										
		S oscillat oscillat										
		oscillat										
	Note	1: The	erased	(unprog	Iramme	d) value of	the co	nfigura	ition word is	s 3FFFh.		
		the		f bit PV					Power-up Ti Timer is er			

Logona.		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '1'
- n = Value when device is ur	nprogrammed	u = Unchanged from programmed state

11.5 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, tie the MCLR pin to VDD, as described in Section 11.4. A maximum rise time for VDD is specified. See Section 14.0, Electrical Characteristics for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. For more information, see Application Note, *AN607- Power-up Trouble Shooting* (DS00607).

11.6 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an accept-able level. A configuration bit is provided to enable/ disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

11.7 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

11.8 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR, with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

11.9 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F72 device operating in parallel.

Table 11-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 11-6 shows the RESET conditions for all the registers.

11.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits to indicate the type of RESET that last occurred.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' = '0', the next instruction is executed. If bit 'b' = '1', then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

CLRF	Clear f	
Syntax:	[label] CLRF f	
Operands:	$0 \le f \le 127$	
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$	
Status Affected:	Z	
Description:	The contents of register 'f' are cleared and the Z bit is set.	

BTFSC	Bit Test, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' = '1', the next instruction is executed. If bit 'b' in register 'f' = '0', the next instruction is discarded, and a NOP is executed instead, making this a 2 TCY instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer	
Syntax:	[<i>label</i>] CALL k	Syntax:	[label] CLRWDT	
Operands:	$0 \le k \le 2047$	Operands:	None	
Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>	Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \underline{TO} \end{array}$	
Status Affected:	None		$1 \rightarrow PD$	
Description:	Call Subroutine. First, return Status Affected: TO, PD	TO, PD		
	address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.	

COMF	Complement f	
Syntax:	[<i>label</i>] COMF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are complemented. If 'd' = '0', the result is stored in W. If 'd' = '1', the result is stored back in register 'f'.	

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

DECF	Decrement f	INCF	Increment f
Syntax:	[label] DECF f,d	Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(f) - 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	Decrement register 'f'. If 'd' = '0', the result is stored in the W register. If 'd' = '1', the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' = '0', the result is placed in the W register. If 'd' = '1', the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', a NOP is executed instead, making it a 2 Tcy instruction.

14.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias55 to +1	25°C
Storage temperature	50°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)0.3V to (VDD + 0	0.3V)
Voltage on VDD with respect to Vss	+6.5V
Voltage on MCLR with respect to Vss (Note 2)0 to +1	
Voltage on RA4 with respect to Vss0 to -	+12V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	0 mA
Maximum current into VDD pin	0 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	0 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	0 mA
Maximum output current sunk by any I/O pin2	5 mA
Maximum output current sourced by any I/O pin	5 mA
Maximum current sunk by PORTA, PORTB	0 mA
Maximum current sourced by PORTA, PORTB	0 mA
Maximum current sunk by PORTC	0 mA
Maximum current sourced by PORTC	0 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOI x	x Iol)
2: Voltage spikes at the MCLR pin may cause unpredictable results. A series resistor of greater than should be used to pull MCLR to VDD, rather than tying the pin directly to VDD.	1 kΩ

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

14.2 DC Characteristics: PIC16F72 (Industrial, Extended) PIC16LF72 (Industrial)

	RACTE	RISTICS	Operating tempe	erature	-40°C -40°C	; ≤ TA ≤ ; ≤ TA ≤	ss otherwise stated) +85°C for industrial +125°C for extended ed in DC Specification,
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports					
D030		with TTL buffer	Vss	—	0.15 Vdd	V	For entire VDD range
D030A			Vss		0.8V	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	
D032		MCLR, OSC1 (in RC mode)	Vss		0.2 Vdd	V	
D033		OSC1 (in XT and LP mode)	Vss	—	0.3V	V	(Note 1)
		OSC1 (in HS mode)	Vss	—	0.3 Vdd	V	(Note 1)
	Vih	Input High Voltage					
		I/O ports					
D040		with TTL buffer	2.0		Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			0.25 VDD + 0.8V		Vdd	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	For entire VDD range
D042		MCLR	0.8 Vdd	—	Vdd	V	
D042A		OSC1 (in XT and LP mode)	1.6V		Vdd	V	(Note 1)
		OSC1 (in HS mode)	0.7 Vdd		Vdd	V	(Note 1)
D043		OSC1 (in RC mode)	0.9 Vdd	—	Vdd	V	
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	lı∟	Input Leakage Current (Notes	2, 3)				
D060		I/O ports		_	±1	μΑ	$Vss \le VPIN \le VDD$, Pin at hi-impedance
D061		MCLR, RA4/T0CKI	—	_	±5	μA	$Vss \le VPIN \le VDD$
D063		OSC1	—	—	±5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F72 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

14.3 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

	0	•
PS	3. TCC:ST	(I ² C specifications only)
	4. Ts	(I ² C specifications only)
Frequency	Т	Time
CCP1	OSC	OSC1
CLKO	rd	RD
CS	rw	RD or WR
SDI	SC	SCK
SDO	SS	SS
Data in	tO	TOCKI
I/O port	t1	T1CKI
MCLR	wr	WR
se letters and their meanings:		
Fall	Р	Period
High	R	Rise
Invalid (Hi-impedance)	V	Valid
Low	Z	Hi-impedance
output access	High	High
Bus free	Low	Low
² C specifications only)		
Hold	SU	Setup
DATA input hold	STO	STOP condition
START condition		
	Frequency se letters (pp) and their meanings: CCP1 CLKO CS SDI SDO Data in I/O port MCLR se letters and their meanings: Fall High Invalid (Hi-impedance) Low output access Bus free ² C specifications only) Hold DATA input hold	4. Ts Frequency T se letters (pp) and their meanings: Osc CCP1 osc CLKO rd CS rw SDI sc SDO ss Data in t0 I/O port t1 MCLR wr se letters and their meanings: P Fall P High R Invalid (Hi-impedance) V Low Z output access High Bus free Low ² C specifications only) SU Hold SU DATA input hold STO

FIGURE 14-3: LOAD CONDITIONS








TABLE 14-2: CLKO AND I/O TIMING REQUIREMENTS
--

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 [↑] to CLKO↓		_	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1↑ to CLKO↑		_	75	200	ns	(Note 1)
12*	TckR	CLKO rise time		_	35	100	ns	(Note 1)
13*	TckF	CLKO fall time		_	35	100	ns	(Note 1)
14*	TckL2ioV	CLKO↓ to Port out valid		_	-	0.5 TCY + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CLKO↑		Tosc + 200	—	—	ns	(Note 1)
16*	TckH2iol	Port in hold after CLKO [↑]		0	—	—	ns	(Note 1)
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	100	255	ns	
18*	TosH2iol OSC1 [↑] (Q2 cycle) to		Standard (F)	100	—	—	ns	
		Port input invalid (I/O in hold time)	Extended (LF)	200	—	—	ns	
19*	TioV2osH	Port input valid to OSC11	(I/O in setup time)	0	—	—	ns	
20*	TioR	Port output rise time	Standard (F)	_	10	40	ns	
			Extended (LF)	_	-	145	ns	
21*	TioF	Port output fall time	Standard (F)	_	10	40	ns	
			Extended (LF)	—	—	145	ns	
22††*	TINP	INT pin high or low time		Тсү	—	—	ns	
23††*	Trbp	RB7:RB4 change INT high or low time		Тсү	-	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†† These parameters are asynchronous events, not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

Param No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions
100*	Тнідн	Clock High Time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY			
101*	TLOW	Clock Low Time	100 kHz mode	4.7		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	_		
102*	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 - 400 pF
103*	TF	SDA and SCL Fall Time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 - 400 pF
90*	TSU:STA	START Condition	100 kHz mode	4.7		μs	Only relevant for
		Setup Time	400 kHz mode	0.6		μs	Repeated START condition
91*	THD:STA	START Condition	100 kHz mode	4.0		μs	After this period, the first
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated
106*	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns	(Note 2)
			400 kHz mode	100	_	ns	
92*	Tsu:sto	STOP Condition Setup Time	100 kHz mode	4.7	_	μs	_
			400 kHz mode	0.6	-	μs	
109*	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—		ns	
110*	TBUF	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmissior can start
	Св	Bus Capacitive Load	ling	_	400	pF	

TABLE 14-8: I ² C BU	S DATA REQUIREMENTS
---------------------------------	---------------------

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

PIC16F72

Oscillator Configuration	59, 61
Crystal Oscillator/Ceramic Resonators	61
HS	61, 65
LP	61, 65
RC	61, 62, 65
XT	61, 65
Oscillator, WDT	70

Ρ

-
P44
Package Marking Information117
PCFG0 bit54
PCFG1 bit
PCFG2 bit
PCL Register
PCLATH Register
PCON Register
POR bit
PICDEM 1 Low Cost PIC
Demonstration Board
PICDEM 17 Demonstration Board
PICDEM 2 Low Cost PIC16CXX
Demonstration Board83
PICDEM 3 Low Cost PIC16CXXX
Demonstration Board84
PICSTART Plus Entry Level
Development Programmer83
Pin Functions
MCLR/VPP
OSC1/CLKI
OSC2/CLKO
RA0/AN0
RA1/AN1
RA2/AN26
RA3/AN3/VREF6
RA4/T0CKI
RA5/AN4/SS6
RB0/INT6
RB16
RB26
RB3
RB4
RB5
RB6/PGC
RB7/PGD
RC0/T1OSO/T1CKI
RC1/T10SI6
RC2/CCP16
RC3/SCK/SCL6
RC4/SDI/SDA6
RC5/SDO6
RC66
RC76
VDD6
Vss6
Pinout Descriptions
PIC16F72
POP
POP
PORTA
Associated Registers
Functions22

PORTA Register PORTB		9
Associated Registers		24
Functions		
Pull-up Enable (RBPU bit)		13
RB0/INT Edge Select (INTEDG bit)		13
RB0/INT Pin, External		69
RB7:RB4 Interrupt-on-Change Flag (RBIF bit)		14
RB7:RB4 Interrupt-on-Change		69
RB7:RB4 Interrupt-on-Change Enable		
(RBIE bit)		69
RB7:RB4 Interrupt-on-Change Flag		
(RBIF bit)	14,	69
PORTB Register		
Associated Registers		26
Functions		
PORTC Register		-
Postscaler, WDT		
Assignment (PSA Bit)		13
Rate Select (PS2:PS0 bits)		
Power-down Mode. See SLEEP		
Power-on Reset (POR) 59, 62, 64	1.65.	66
Brown-out Reset (BOR)		
Oscillator Start-up Timer (OST)		
POR Status (POR bit)		
Power Control/Status Register (PCON)		
Power-down (PD bit)		
Power-up Timer (PWRT)		
Time-out (TO bit)		
Time-out Sequence		
PR2 Register		
Prescaler, Timer0		00
Assignment (PSA bit)		13
Rate Select (PS2:PS0 bits)		
PRO MATE II Universal Device Programmer		
Product Identification System		
Program Counter	1	55
RESET Conditions		GE
		60
Program Memory Paging		10
Program Memory Map and Stack		19
Program Memory Map and Stack		
Program Verification		
		19

R

R/W	44
R/W bit	49
RBIF bit	23
Read/Write bit Information, R/W	44
Reader Response	132
Reading Program Memory	27
PMADR	27
PMCON1 Register	27
Receive Overflow Indicator bit, SSPOV	45
Register File Map	8

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com